[PATCH v2 0/5] Add Cix Sky1 AUDSS clock and reset support

joakim.zhang@cixtech.com posted 5 patches 3 days, 3 hours ago
.../bindings/clock/cix,sky1-audss-clock.yaml  |   92 ++
.../soc/cix/cix,sky1-system-control.yaml      |   39 +-
arch/arm64/boot/dts/cix/sky1.dtsi             |   28 +
drivers/clk/Kconfig                           |    1 +
drivers/clk/Makefile                          |    1 +
drivers/clk/cix/Kconfig                       |   16 +
drivers/clk/cix/Makefile                      |    3 +
drivers/clk/cix/clk-sky1-audss.c              | 1129 +++++++++++++++++
drivers/reset/reset-sky1.c                    |   36 +-
include/dt-bindings/clock/cix,sky1-audss.h    |   62 +
.../reset/cix,sky1-audss-system-control.h     |   27 +
11 files changed, 1427 insertions(+), 7 deletions(-)
create mode 100644 Documentation/devicetree/bindings/clock/cix,sky1-audss-clock.yaml
create mode 100644 drivers/clk/cix/Kconfig
create mode 100644 drivers/clk/cix/Makefile
create mode 100644 drivers/clk/cix/clk-sky1-audss.c
create mode 100644 include/dt-bindings/clock/cix,sky1-audss.h
create mode 100644 include/dt-bindings/reset/cix,sky1-audss-system-control.h
[PATCH v2 0/5] Add Cix Sky1 AUDSS clock and reset support
Posted by joakim.zhang@cixtech.com 3 days, 3 hours ago
From: Joakim Zhang <joakim.zhang@cixtech.com>

This patch set adds the clock and reset support for AUDSS. The AUDSS groups
audio-related peripherals (HDA, I2S, DSP, DMA, mailboxes, watchdog, timer, etc.)
behind a single Clock and Reset Unit (CRU) register block.

I know the best approach would be to separate reset and clock into different
patches for review. However, here the relationship between them as parent
and child nodes is coupled, which makes it easier to understand and explain.
Therefore, they are sent for review in a single patch set, and the code is
based on the latest clk-next branch.

ChangeLogs:
v1->v2:
  * remove audss_rst device node since it doesn't has resource, and
    move to reset-sky1.c driver.
  * remove hda related which would be sent after this patch set accepted
  * soc componnet is okay by default from dtsi
  * fix for audss clk driver:
    * remove "comment "Clock options for Cixtech audss:""
    * add select MFD_SYSCON 
    * move lock and clk_data into struct sky1_audss_clks_priv
    * const char *name -> const char * const * name
    * remove CLK_GET_RATE_NOCACHE 
    * divicer -> divider
    * Reverse Christmas tree order
    * return reg ? 1 : 0; -> return !!reg;
    * return ERR_CAST(hw); -> return hw;
    * of_device_get_match_data(dev) -> device_get_match_data() 
    * add lock from runtime_suspend/resume
  * loop to more mailing lists

Joakim Zhang (5):
  dt-bindings: soc: cix,sky1-system-control: add audss system control
  reset: cix: add audss support to sky1 reset driver
  dt-bindings: clock: cix,sky1-audss-clock: add audss clock controller
  clk: cix: add sky1 audss clock controller
  arm64: dts: cix: sky1: add audss system control

 .../bindings/clock/cix,sky1-audss-clock.yaml  |   92 ++
 .../soc/cix/cix,sky1-system-control.yaml      |   39 +-
 arch/arm64/boot/dts/cix/sky1.dtsi             |   28 +
 drivers/clk/Kconfig                           |    1 +
 drivers/clk/Makefile                          |    1 +
 drivers/clk/cix/Kconfig                       |   16 +
 drivers/clk/cix/Makefile                      |    3 +
 drivers/clk/cix/clk-sky1-audss.c              | 1129 +++++++++++++++++
 drivers/reset/reset-sky1.c                    |   36 +-
 include/dt-bindings/clock/cix,sky1-audss.h    |   62 +
 .../reset/cix,sky1-audss-system-control.h     |   27 +
 11 files changed, 1427 insertions(+), 7 deletions(-)
 create mode 100644 Documentation/devicetree/bindings/clock/cix,sky1-audss-clock.yaml
 create mode 100644 drivers/clk/cix/Kconfig
 create mode 100644 drivers/clk/cix/Makefile
 create mode 100644 drivers/clk/cix/clk-sky1-audss.c
 create mode 100644 include/dt-bindings/clock/cix,sky1-audss.h
 create mode 100644 include/dt-bindings/reset/cix,sky1-audss-system-control.h

-- 
2.50.1