.../devicetree/bindings/arm/bst.yaml | 31 ++++++ .../devicetree/bindings/vendor-prefixes.yaml | 2 + MAINTAINERS | 8 ++ arch/arm64/Kconfig.platforms | 8 ++ arch/arm64/boot/dts/Makefile | 1 + arch/arm64/boot/dts/bst/Makefile | 2 + .../dts/bst/bstc1200-cdcu1.0-adas_4c2g.dts | 24 +++++ arch/arm64/boot/dts/bst/bstc1200.dtsi | 97 +++++++++++++++++++ arch/arm64/configs/defconfig | 1 + 9 files changed, 174 insertions(+) create mode 100644 Documentation/devicetree/bindings/arm/bst.yaml create mode 100644 arch/arm64/boot/dts/bst/Makefile create mode 100644 arch/arm64/boot/dts/bst/bstc1200-cdcu1.0-adas_4c2g.dts create mode 100644 arch/arm64/boot/dts/bst/bstc1200.dtsi
This patch series introduces platform support for Black Sesame Technologies
(BST) C1200 SoC and CDCU1.0 ADAS 4C2G board. BST is a leading automotive-grade
computing SoC provider focusing on intelligent driving, computer vision, and AI
capabilities for ADAS and autonomous driving applications. You can find more
information about the SoC and related boards at: https://bst.ai
This series provides the foundational platform enablement including device tree
bindings, SoC and board device trees, platform configuration, and maintainer
information. MMC/SDHCI driver support will be submitted in a separate patch series.
The series includes:
Patch 1: dt-bindings: vendor-prefixes: Add Black Sesame Technologies Co., Ltd.
- Adds BST vendor prefix to device tree vendor prefixes
- Provides company information and website link
Patch 2: dt-bindings: arm: add Black Sesame Technologies (bst) SoC
- Adds device tree bindings for BST ARM SoC family
- Defines compatible strings for C1200 SoC and CDCU1.0 board
Patch 3: arm64: Kconfig: add ARCH_BST for Black Sesame Technologies SoCs
- Adds ARCH_BST configuration option for BST SoC family
- Enables platform-specific features and driver dependencies
Patch 4: arm64: dts: bst: add support for Black Sesame Technologies C1200 CDCU1.0 board
- Complete device tree support for BST C1200 CDCU1.0 ADAS 4C2G board
- Includes SoC dtsi and board-specific dts files
- Defines CPU, memory, peripherals, and platform-specific configurations
Patch 5: arm64: defconfig: enable BST platform support
- Enables CONFIG_ARCH_BST in ARM64 defconfig
- Provides out-of-box support for BST platforms
Patch 6: MAINTAINERS: add Black Sesame Technologies (BST) ARM SoC support
- Adds maintainer entry for BST ARM SoC support
- Covers device tree bindings and board files
- Sets status as "Supported" based on review feedback
Changes for v5:
- Remove MMC-related patches (dt-bindings mmc, mmc driver, bounce buffer enhancement)
as they will be submitted separately in a dedicated MMC patch series
- Patch 4 (arm64: dts): Remove MMC node and MMC clock from SoC DTSI completely; remove MMC node override in board DTS (MMC driver and bindings will be submitted separately)
- Patch 5 (arm64: defconfig): Remove CONFIG_MMC_SDHCI_BST configuration
- Patch 6 (MAINTAINERS): Remove MMC driver and dt-bindings file entries; change status
from "Maintained" to "Supported" based on review feedback
- Rebase to v6.18-rc1
Changes for v4:
- Rebase to 6.17-rc5
- Patch 1 (dt-bindings: vendor-prefixes):
- Adjust ^bst to the correct alphabetical order
- Adjust Acked-by order
- Patch 2 (dt-bindings: arm):
- Remove Signed-off-by: Ge Gordon
- Add Reviewed-by Krzysztof Kozlowski info
- Patch 3 (arm64: Kconfig):
- Remove Signed-off-by: Ge Gordon
- Patch 4 (arm64: dts):
- Remove Signed-off-by line for Ge Gordon
- Reorder device tree node properties for better consistency
- CPU nodes: move `device_type` before `compatible`, add explicit `reg` values
- MMC node: change compatible from `bst,c1200-dwcmshc-sdhci` to `bst,c1200-sdhci`
- MMC node: remove `bus-width` and `non-removable` from SoC dtsi, move to board dts
- SoC node: reorder properties (`ranges` before address/size cells)
- UART node: reorder properties (clock-frequency before interrupts)
- GIC node: reorder properties for better readability
- Timer node: reorder properties (always-on before interrupt-parent)
- Board DTS: add `bus-width = <8>` and `non-removable` to MMC node
- Board DTS: reorder MMC and UART node references
- Patch 5 (arm64: defconfig):
- move CONFIG_MMC_SDHCI_BST before CONFIG_MMC_SDHCI_F_SDH30
- Remove Signed-off-by line for Ge Gordon
- Simplify commit message (remove detailed description about eMMC/SD functionality)
- Patch 6 (MAINTAINERS):
- Changed file name: sdhci-of-bst-c1200.c to sdhci-of-bst.c
- Change title from "add and consolidate" to just "add"
- Simplify commit message description
- Remove Signed-off-by line for Ge Gordon
Changes for v3:
- Patch 2: Add Signed-off-by: Ge Gordon
- Patch 3: Reword subject from "for bst silicons" to "for Black Sesame Technologies SoCs"
and drop unrelated whitespace hunk
- Patch 4: Split defconfig enablement out into dedicated patch, refine memory description,
adjust node ordering, remove gic mask
- Patch 5: Also enable CONFIG_ARCH_BST in arm64 defconfig
Changes for v2:
- Patch 2: Remove unnecessary pipe in description, drop invalid compatible entry,
remove root node definition
- Patch 3: Place configuration entry in correct alphabetical order, use generic family name,
follow upstream naming conventions
- Patch 4: Reorganize memory map, update controller definitions, remove deprecated
properties, standardize interrupt definitions, add root compatible string
Signed-off-by: Albert Yang <yangzh0906@thundersoft.com>
---
Albert Yang (6):
dt-bindings: vendor-prefixes: Add Black Sesame Technologies Co., Ltd.
dt-bindings: arm: add Black Sesame Technologies (bst) SoC
arm64: Kconfig: add ARCH_BST for Black Sesame Technologies SoCs
arm64: dts: bst: add support for Black Sesame Technologies C1200
CDCU1.0 board
arm64: defconfig: enable BST platform support
MAINTAINERS: add Black Sesame Technologies (BST) ARM SoC support
.../devicetree/bindings/arm/bst.yaml | 31 ++++++
.../devicetree/bindings/vendor-prefixes.yaml | 2 +
MAINTAINERS | 8 ++
arch/arm64/Kconfig.platforms | 8 ++
arch/arm64/boot/dts/Makefile | 1 +
arch/arm64/boot/dts/bst/Makefile | 2 +
.../dts/bst/bstc1200-cdcu1.0-adas_4c2g.dts | 24 +++++
arch/arm64/boot/dts/bst/bstc1200.dtsi | 97 +++++++++++++++++++
arch/arm64/configs/defconfig | 1 +
9 files changed, 174 insertions(+)
create mode 100644 Documentation/devicetree/bindings/arm/bst.yaml
create mode 100644 arch/arm64/boot/dts/bst/Makefile
create mode 100644 arch/arm64/boot/dts/bst/bstc1200-cdcu1.0-adas_4c2g.dts
create mode 100644 arch/arm64/boot/dts/bst/bstc1200.dtsi
--
2.43.0
Hi Krzysztof, Gentle ping on this series. It's been two weeks since v5 was posted. This version addresses the DTS coding style and property ordering issues from our previous discussion [1]. Following Arnd's suggestion [2], the MMC patches have been removed and will be submitted separately. Patch 2/6 (arm bindings) already has your Reviewed-by. The remaining patches (Kconfig, DTS, defconfig, and MAINTAINERS) are ready for review when you have time. Series: https://lore.kernel.org/lkml/20251016120558.2390960-1-yangzh0906@thundersoft.com/ [1] https://lore.kernel.org/lkml/179f19c0-d9fc-4efb-bc78-8dc1e7505b13@kernel.org/ [2] https://lore.kernel.org/lkml/09b1318e-21dc-4354-8733-866b70696295@app.fastmail.com/ Thanks, Albert
On 30/10/2025 12:40, Albert Yang wrote: > Hi Krzysztof, > > Gentle ping on this series. It's been two weeks since v5 was posted. > > This version addresses the DTS coding style and property ordering issues > from our previous discussion [1]. Following Arnd's suggestion [2], the MMC > patches have been removed and will be submitted separately. > > Patch 2/6 (arm bindings) already has your Reviewed-by. The remaining > patches (Kconfig, DTS, defconfig, and MAINTAINERS) are ready for review > when you have time. I don't understand this ping. You received the reviewed from me or other maintainers, where we were responsible to give such review. Probably you assume that my job is to review something else here, but sorry, that's not my job at the time of this patchset was prepared (we don't count here recent changes because that would mean you ping me after few days...). Best regards, Krzysztof
On Thu, Oct 30, 2025 at 04:04:39PM +0100, Krzysztof Kozlowski wrote: > On 30/10/2025 12:40, Albert Yang wrote: > > Hi Krzysztof, > > > > Gentle ping on this series. It's been two weeks since v5 was posted. > > > > This version addresses the DTS coding style and property ordering issues > > from our previous discussion [1]. Following Arnd's suggestion [2], the MMC > > patches have been removed and will be submitted separately. > > > > Patch 2/6 (arm bindings) already has your Reviewed-by. The remaining > > patches (Kconfig, DTS, defconfig, and MAINTAINERS) are ready for review > > when you have time. > > I don't understand this ping. You received the reviewed from me or other > maintainers, where we were responsible to give such review. Probably you > assume that my job is to review something else here, but sorry, that's > not my job at the time of this patchset was prepared (we don't count > here recent changes because that would mean you ping me after few days...). > My apologies for the confusion. You're absolutely right about the maintainer responsibilities. I should clarify why I pinged you: You provided valuable feedback on earlier versions of this series, including the DTS patches. Since those changes were made based on your input but hadn't received confirmation, I wanted to make sure they properly addressed your concerns. However, I now understand that the SoC-specific patches (Kconfig, DTS, defconfig, MAINTAINERS) should be reviewed by the ARM SoC maintainers. Thank you for your reviews and for clarifying the proper process. I'll follow up with Arnd for the remaining patches. Best regards, Albert
Hi Arnd, Following up on the v5 series for BST C1200 SoC support. The dt-bindings patches have received the necessary reviews (Rob's Acked-by for 1/6 and Krzysztof's Reviewed-by for 2/6). I now understand that the SoC-specific patches (Kconfig, DTS, defconfig, MAINTAINERS) should be reviewed by the ARM SoC maintainers rather than the DT bindings reviewers. Please correct me if I'm misunderstanding the process. In your previous feedback [1], you mentioned you'd be happy to merge the SoC portions in arch/arm64 and suggested resubmitting for 6.19 once 6.18-rc1 is out. Could you advise on the next steps? Is there anything I should prepare or address before the 6.19 merge window? If I've misunderstood anything about the process, please let me know. Series: https://lore.kernel.org/lkml/20251016120558.2390960-1-yangzh0906@thundersoft.com/ [1] https://lore.kernel.org/lkml/09b1318e-21dc-4354-8733-866b70696295@app.fastmail.com/ Thanks, Albert
Hi Arnd, Gentle ping on this series. I sent a follow-up two weeks ago [1] but haven't heard back yet. The v5 series has the necessary dt-bindings reviews (Rob's Acked-by and Krzysztof's Reviewed-by). Based on your earlier feedback [2], I understand this should be queued for 6.19 after 6.18-rc1 is released. Is there anything blocking this series, or any changes needed? I'm happy to address any concerns or rebase/resend if that would be helpful. If you're busy with other priorities, please let me know if there's a better time to follow up or if I should take a different approach. Original series: https://lore.kernel.org/lkml/20251016120558.2390960-1-yangzh0906@thundersoft.com/ [1] https://lore.kernel.org/lkml/20251031045253.789621-1-yangzh0906@thundersoft.com/ [2] https://lore.kernel.org/lkml/09b1318e-21dc-4354-8733-866b70696295@app.fastmail.com/ Thanks for your time, Albert
© 2016 - 2025 Red Hat, Inc.