arch/arm64/configs/defconfig | 1 + 1 file changed, 1 insertion(+)
This driver supports PHYs shared across multiple PCIe controllers, e.g.
the PCIe3 PHY block on Glymur that PCIe3a and PCIe3b both use. Enable it
so those platforms keep working with this defconfig.
Signed-off-by: Qiang Yu <qiang.yu@oss.qualcomm.com>
---
This patch depends on below patch series:
Link: https://lore.kernel.org/all/20260807-glymur_linkmode_0807-v9-0-dd1c7e236e29@oss.qualcomm.com/
---
arch/arm64/configs/defconfig | 1 +
1 file changed, 1 insertion(+)
diff --git a/arch/arm64/configs/defconfig b/arch/arm64/configs/defconfig
index 6ec8d3a69c98..3f3e68de35f2 100644
--- a/arch/arm64/configs/defconfig
+++ b/arch/arm64/configs/defconfig
@@ -1778,6 +1778,7 @@ CONFIG_PHY_MTK_DP=m
CONFIG_PHY_QCOM_EDP=m
CONFIG_PHY_QCOM_PCIE2=m
CONFIG_PHY_QCOM_QMP=m
+CONFIG_PHY_QCOM_QMP_PCIE_MULTIPHY=m
CONFIG_PHY_QCOM_QUSB2=m
CONFIG_PHY_QCOM_EUSB2_REPEATER=m
CONFIG_PHY_QCOM_M31_USB=m
---
base-commit: ea2bff00da89d7767d677bb68470130ba96f4928
change-id: 20260807-enable_multiphy_0807-19d8654f7ea5
Best regards,
--
Qiang Yu <qiang.yu@oss.qualcomm.com>
On 07/08/2026 14:50, Qiang Yu wrote: > This driver supports PHYs shared across multiple PCIe controllers, e.g. > the PCIe3 PHY block on Glymur that PCIe3a and PCIe3b both use. Enable it What is Glymur? Srsly, same questions all over again. Every second defconfig change from Qualcomm. > so those platforms keep working with this defconfig. Drop, pointless. > > Signed-off-by: Qiang Yu <qiang.yu@oss.qualcomm.com> > --- > This patch depends on below patch series: > Link: https://lore.kernel.org/all/20260807-glymur_linkmode_0807-v9-0-dd1c7e236e29@oss.qualcomm.com/ Why? Above patchset targets SoC tree, so why this does not? Why it is not part of that patchset, why none of maintainers are CC-ed here? > --- Best regards, Krzysztof
On Mon, Aug 10, 2026 at 12:51:02PM +0200, Krzysztof Kozlowski wrote: > On 07/08/2026 14:50, Qiang Yu wrote: > > This driver supports PHYs shared across multiple PCIe controllers, e.g. > > the PCIe3 PHY block on Glymur that PCIe3a and PCIe3b both use. Enable it > > What is Glymur? > > Srsly, same questions all over again. Every second defconfig change from > Qualcomm. > Will reword commit msg as below: arm64: defconfig: Enable QMP PCIe Multi-PHY driver Enable CONFIG_PHY_QCOM_QMP_PCIE_MULTIPHY as a module to support the shared PCIe3 PHY used by PCIe3a and PCIe3b on the Qualcomm Glymur SoC. > > > so those platforms keep working with this defconfig. > > Drop, pointless. > > > > > Signed-off-by: Qiang Yu <qiang.yu@oss.qualcomm.com> > > --- > > This patch depends on below patch series: > > Link: https://lore.kernel.org/all/20260807-glymur_linkmode_0807-v9-0-dd1c7e236e29@oss.qualcomm.com/ > > Why? Above patchset targets SoC tree, so why this does not? Why it is > not part of that patchset, why none of maintainers are CC-ed here? Sorry, it seems b4 prep --auto-to-cc doesn't work well for defconfig patches. I'll add the correct recipients manually. - Qiang Yu
© 2016 - 2026 Red Hat, Inc.