Documentation/devicetree/bindings/iommu/arm,smmu.yaml | 2 ++ 1 file changed, 2 insertions(+)
Add the compatible string for the APPS SMMU present on the Qualcomm
IPQ9650 SoC.
Signed-off-by: Kathiravan Thirumoorthy <kathiravan.thirumoorthy@oss.qualcomm.com>
---
Changes in v2:
- Add the proper constraints - no clocks needed for IPQ9650
- Link to v1: https://patch.msgid.link/20260512-ipq9650_smmu_binding-v1-1-04defdaa140c@oss.qualcomm.com
To: Will Deacon <will@kernel.org>
To: Robin Murphy <robin.murphy@arm.com>
To: "Joerg Roedel (AMD)" <joro@8bytes.org>
To: Rob Herring <robh@kernel.org>
To: Krzysztof Kozlowski <krzk+dt@kernel.org>
To: Conor Dooley <conor+dt@kernel.org>
Cc: linux-arm-kernel@lists.infradead.org
Cc: iommu@lists.linux.dev
Cc: devicetree@vger.kernel.org
Cc: linux-kernel@vger.kernel.org
---
Documentation/devicetree/bindings/iommu/arm,smmu.yaml | 2 ++
1 file changed, 2 insertions(+)
diff --git a/Documentation/devicetree/bindings/iommu/arm,smmu.yaml b/Documentation/devicetree/bindings/iommu/arm,smmu.yaml
index f2188942f877..ffa33b7f4a96 100644
--- a/Documentation/devicetree/bindings/iommu/arm,smmu.yaml
+++ b/Documentation/devicetree/bindings/iommu/arm,smmu.yaml
@@ -38,6 +38,7 @@ properties:
- qcom,eliza-smmu-500
- qcom,glymur-smmu-500
- qcom,hawi-smmu-500
+ - qcom,ipq9650-smmu-500
- qcom,kaanapali-smmu-500
- qcom,maili-smmu-500
- qcom,milos-smmu-500
@@ -625,6 +626,7 @@ allOf:
- qcom,eliza-smmu-500
- qcom,glymur-smmu-500
- qcom,hawi-smmu-500
+ - qcom,ipq9650-smmu-500
- qcom,kaanapali-smmu-500
- qcom,maili-smmu-500
- qcom,milos-smmu-500
---
base-commit: 78bc8af4affb9a732504eb22eeac7d1e50883853
change-id: 20260512-ipq9650_smmu_binding-36dc05d39860
Best regards,
--
Kathiravan Thirumoorthy <kathiravan.thirumoorthy@oss.qualcomm.com>On Fri, 31 Jul 2026 11:01:26 +0530, Kathiravan Thirumoorthy wrote:
> Add the compatible string for the APPS SMMU present on the Qualcomm
> IPQ9650 SoC.
>
>
Applied to iommu (arm/smmu/bindings), thanks!
[1/1] dt-bindings: arm-smmu: qcom: add compatible for IPQ9650 SoC
https://git.kernel.org/iommu/c/02f1359b1143
Cheers,
--
Will
https://fixes.arm64.dev
https://next.arm64.dev
https://will.arm64.dev
On Fri, Jul 31, 2026 at 11:01:26AM +0530, Kathiravan Thirumoorthy wrote: > Add the compatible string for the APPS SMMU present on the Qualcomm > IPQ9650 SoC. > > Signed-off-by: Kathiravan Thirumoorthy <kathiravan.thirumoorthy@oss.qualcomm.com> > --- > Changes in v2: > - Add the proper constraints - no clocks needed for IPQ9650 > - Link to v1: https://patch.msgid.link/20260512-ipq9650_smmu_binding-v1-1-04defdaa140c@oss.qualcomm.com > > To: Will Deacon <will@kernel.org> > To: Robin Murphy <robin.murphy@arm.com> > To: "Joerg Roedel (AMD)" <joro@8bytes.org> > To: Rob Herring <robh@kernel.org> > To: Krzysztof Kozlowski <krzk+dt@kernel.org> > To: Conor Dooley <conor+dt@kernel.org> > Cc: linux-arm-kernel@lists.infradead.org > Cc: iommu@lists.linux.dev > Cc: devicetree@vger.kernel.org > Cc: linux-kernel@vger.kernel.org > --- > Documentation/devicetree/bindings/iommu/arm,smmu.yaml | 2 ++ > 1 file changed, 2 insertions(+) > > diff --git a/Documentation/devicetree/bindings/iommu/arm,smmu.yaml b/Documentation/devicetree/bindings/iommu/arm,smmu.yaml > index f2188942f877..ffa33b7f4a96 100644 > --- a/Documentation/devicetree/bindings/iommu/arm,smmu.yaml > +++ b/Documentation/devicetree/bindings/iommu/arm,smmu.yaml > @@ -38,6 +38,7 @@ properties: > - qcom,eliza-smmu-500 > - qcom,glymur-smmu-500 > - qcom,hawi-smmu-500 > + - qcom,ipq9650-smmu-500 > - qcom,kaanapali-smmu-500 > - qcom,maili-smmu-500 > - qcom,milos-smmu-500 > @@ -625,6 +626,7 @@ allOf: > - qcom,eliza-smmu-500 > - qcom,glymur-smmu-500 > - qcom,hawi-smmu-500 > + - qcom,ipq9650-smmu-500 This will disallow clocks also for the Adreno one, so confirm that it also does not have clocks. Best regards, Krzysztof
On 8/3/2026 2:54 PM, Krzysztof Kozlowski wrote: > On Fri, Jul 31, 2026 at 11:01:26AM +0530, Kathiravan Thirumoorthy wrote: >> Add the compatible string for the APPS SMMU present on the Qualcomm >> IPQ9650 SoC. >> >> Signed-off-by: Kathiravan Thirumoorthy <kathiravan.thirumoorthy@oss.qualcomm.com> >> --- >> Changes in v2: >> - Add the proper constraints - no clocks needed for IPQ9650 >> - Link to v1: https://patch.msgid.link/20260512-ipq9650_smmu_binding-v1-1-04defdaa140c@oss.qualcomm.com >> >> To: Will Deacon <will@kernel.org> >> To: Robin Murphy <robin.murphy@arm.com> >> To: "Joerg Roedel (AMD)" <joro@8bytes.org> >> To: Rob Herring <robh@kernel.org> >> To: Krzysztof Kozlowski <krzk+dt@kernel.org> >> To: Conor Dooley <conor+dt@kernel.org> >> Cc: linux-arm-kernel@lists.infradead.org >> Cc: iommu@lists.linux.dev >> Cc: devicetree@vger.kernel.org >> Cc: linux-kernel@vger.kernel.org >> --- >> Documentation/devicetree/bindings/iommu/arm,smmu.yaml | 2 ++ >> 1 file changed, 2 insertions(+) >> >> diff --git a/Documentation/devicetree/bindings/iommu/arm,smmu.yaml b/Documentation/devicetree/bindings/iommu/arm,smmu.yaml >> index f2188942f877..ffa33b7f4a96 100644 >> --- a/Documentation/devicetree/bindings/iommu/arm,smmu.yaml >> +++ b/Documentation/devicetree/bindings/iommu/arm,smmu.yaml >> @@ -38,6 +38,7 @@ properties: >> - qcom,eliza-smmu-500 >> - qcom,glymur-smmu-500 >> - qcom,hawi-smmu-500 >> + - qcom,ipq9650-smmu-500 >> - qcom,kaanapali-smmu-500 >> - qcom,maili-smmu-500 >> - qcom,milos-smmu-500 >> @@ -625,6 +626,7 @@ allOf: >> - qcom,eliza-smmu-500 >> - qcom,glymur-smmu-500 >> - qcom,hawi-smmu-500 >> + - qcom,ipq9650-smmu-500 > This will disallow clocks also for the Adreno one, so confirm that it > also does not have clocks. IPQ9650 doesn't have Adreno IP. Please let me know if I need to explicit about it in the commit message or this is fine? > > Best regards, > Krzysztof >
On 04/08/2026 08:43, Kathiravan Thirumoorthy wrote: > > On 8/3/2026 2:54 PM, Krzysztof Kozlowski wrote: >> On Fri, Jul 31, 2026 at 11:01:26AM +0530, Kathiravan Thirumoorthy wrote: >>> Add the compatible string for the APPS SMMU present on the Qualcomm >>> IPQ9650 SoC. >>> >>> Signed-off-by: Kathiravan Thirumoorthy <kathiravan.thirumoorthy@oss.qualcomm.com> >>> --- >>> Changes in v2: >>> - Add the proper constraints - no clocks needed for IPQ9650 >>> - Link to v1: https://patch.msgid.link/20260512-ipq9650_smmu_binding-v1-1-04defdaa140c@oss.qualcomm.com >>> >>> To: Will Deacon <will@kernel.org> >>> To: Robin Murphy <robin.murphy@arm.com> >>> To: "Joerg Roedel (AMD)" <joro@8bytes.org> >>> To: Rob Herring <robh@kernel.org> >>> To: Krzysztof Kozlowski <krzk+dt@kernel.org> >>> To: Conor Dooley <conor+dt@kernel.org> >>> Cc: linux-arm-kernel@lists.infradead.org >>> Cc: iommu@lists.linux.dev >>> Cc: devicetree@vger.kernel.org >>> Cc: linux-kernel@vger.kernel.org >>> --- >>> Documentation/devicetree/bindings/iommu/arm,smmu.yaml | 2 ++ >>> 1 file changed, 2 insertions(+) >>> >>> diff --git a/Documentation/devicetree/bindings/iommu/arm,smmu.yaml b/Documentation/devicetree/bindings/iommu/arm,smmu.yaml >>> index f2188942f877..ffa33b7f4a96 100644 >>> --- a/Documentation/devicetree/bindings/iommu/arm,smmu.yaml >>> +++ b/Documentation/devicetree/bindings/iommu/arm,smmu.yaml >>> @@ -38,6 +38,7 @@ properties: >>> - qcom,eliza-smmu-500 >>> - qcom,glymur-smmu-500 >>> - qcom,hawi-smmu-500 >>> + - qcom,ipq9650-smmu-500 >>> - qcom,kaanapali-smmu-500 >>> - qcom,maili-smmu-500 >>> - qcom,milos-smmu-500 >>> @@ -625,6 +626,7 @@ allOf: >>> - qcom,eliza-smmu-500 >>> - qcom,glymur-smmu-500 >>> - qcom,hawi-smmu-500 >>> + - qcom,ipq9650-smmu-500 >> This will disallow clocks also for the Adreno one, so confirm that it >> also does not have clocks. > > IPQ9650 doesn't have Adreno IP. Please let me know if I need to explicit > about it in the commit message or this is fine? Would be useful but anyway Acked-by: Krzysztof Kozlowski <krzysztof.kozlowski@oss.qualcomm.com> Best regards, Krzysztof
© 2016 - 2026 Red Hat, Inc.