RZ/N2H (R9A09G087) has three DMA controllers that can be used by
peripherals like SPI to offload data transfers from the CPU.
Wire up the DMA channels for the SPI peripherals.
Signed-off-by: Cosmin Tanislav <cosmin-gabriel.tanislav.xa@renesas.com>
---
arch/arm64/boot/dts/renesas/r9a09g087.dtsi | 8 ++++++++
1 file changed, 8 insertions(+)
diff --git a/arch/arm64/boot/dts/renesas/r9a09g087.dtsi b/arch/arm64/boot/dts/renesas/r9a09g087.dtsi
index 7b1f2c1c9e85..61c1b3713b43 100644
--- a/arch/arm64/boot/dts/renesas/r9a09g087.dtsi
+++ b/arch/arm64/boot/dts/renesas/r9a09g087.dtsi
@@ -200,6 +200,8 @@ rspi0: spi@80007000 {
clocks = <&cpg CPG_CORE R9A09G087_CLK_PCLKM>,
<&cpg CPG_MOD 104>;
clock-names = "pclk", "pclkspi";
+ dmas = <&dmac0 0x267a>, <&dmac0 0x267b>;
+ dma-names = "rx", "tx";
power-domains = <&cpg>;
#address-cells = <1>;
#size-cells = <0>;
@@ -218,6 +220,8 @@ rspi1: spi@80007400 {
clocks = <&cpg CPG_CORE R9A09G087_CLK_PCLKM>,
<&cpg CPG_MOD 105>;
clock-names = "pclk", "pclkspi";
+ dmas = <&dmac0 0x267f>, <&dmac0 0x2680>;
+ dma-names = "rx", "tx";
power-domains = <&cpg>;
#address-cells = <1>;
#size-cells = <0>;
@@ -236,6 +240,8 @@ rspi2: spi@80007800 {
clocks = <&cpg CPG_CORE R9A09G087_CLK_PCLKM>,
<&cpg CPG_MOD 106>;
clock-names = "pclk", "pclkspi";
+ dmas = <&dmac0 0x2684>, <&dmac0 0x2685>;
+ dma-names = "rx", "tx";
power-domains = <&cpg>;
#address-cells = <1>;
#size-cells = <0>;
@@ -254,6 +260,8 @@ rspi3: spi@81007000 {
clocks = <&cpg CPG_CORE R9A09G087_CLK_PCLKM>,
<&cpg CPG_MOD 602>;
clock-names = "pclk", "pclkspi";
+ dmas = <&dmac0 0x2689>, <&dmac0 0x268a>;
+ dma-names = "rx", "tx";
power-domains = <&cpg>;
#address-cells = <1>;
#size-cells = <0>;
--
2.52.0