[PATCH 0/4] soc: qcom: llcc: Add support for Glymur SoC

Pankaj Patil posted 4 patches 1 week, 3 days ago
There is a newer version of this series
.../devicetree/bindings/cache/qcom,llcc.yaml       |  43 +++++
drivers/soc/qcom/llcc-qcom.c                       | 207 +++++++++++++++++++++
include/linux/soc/qcom/llcc-qcom.h                 | 152 +++++++--------
3 files changed, 328 insertions(+), 74 deletions(-)
[PATCH 0/4] soc: qcom: llcc: Add support for Glymur SoC
Posted by Pankaj Patil 1 week, 3 days ago
Glymur SoC uses the Last Level Cache Controller (LLCC) as its 
system cache controller, update the device-tree bindings and 
SCT configuration data in the LLCC driver.

Enabled additional use case IDs defined in
include/linux/soc/qcom/llcc-qcom.h:

OOBM_NS
OOBM_S
VIDSC_VSP1
PCIE_TCU

Signed-off-by: Pankaj Patil <pankaj.patil@oss.qualcomm.com>
---
Pankaj Patil (4):
      dt-bindings: cache: qcom,llcc: Document Glymur LLCC block
      soc: qcom: llcc: Enable additional usecase id for Glymur
      soc: qcom: llcc: Fix usecase id macro alignment
      soc: qcom: llcc-qcom: Add support for Glymur

 .../devicetree/bindings/cache/qcom,llcc.yaml       |  43 +++++
 drivers/soc/qcom/llcc-qcom.c                       | 207 +++++++++++++++++++++
 include/linux/soc/qcom/llcc-qcom.h                 | 152 +++++++--------
 3 files changed, 328 insertions(+), 74 deletions(-)
---
base-commit: b179ce312bafcb8c68dc718e015aee79b7939ff0
change-id: 20251029-glymur_llcc_enablement-6a812c08f4c1

Best regards,
-- 
Pankaj Patil <pankaj.patil@oss.qualcomm.com>