From: Lad Prabhakar <prabhakar.mahadev-lad.rj@bp.renesas.com>
Enable eMMC on RZ/T2H and RZ/N2H EVKs. As SDHI0 can be connected to
either eMMC0/SD0 `SD0_EMMC` macro is added.
Signed-off-by: Lad Prabhakar <prabhakar.mahadev-lad.rj@bp.renesas.com>
---
.../dts/renesas/r9a09g077m44-rzt2h-evk.dts | 9 +++
.../dts/renesas/r9a09g087m44-rzn2h-evk.dts | 9 +++
.../dts/renesas/rzt2h-n2h-evk-common.dtsi | 62 +++++++++++++++++++
3 files changed, 80 insertions(+)
diff --git a/arch/arm64/boot/dts/renesas/r9a09g077m44-rzt2h-evk.dts b/arch/arm64/boot/dts/renesas/r9a09g077m44-rzt2h-evk.dts
index 36e3b630727a..05945a8a3228 100644
--- a/arch/arm64/boot/dts/renesas/r9a09g077m44-rzt2h-evk.dts
+++ b/arch/arm64/boot/dts/renesas/r9a09g077m44-rzt2h-evk.dts
@@ -11,6 +11,15 @@
#include <dt-bindings/pinctrl/renesas,r9a09g077-pinctrl.h>
#include "r9a09g077m44.dtsi"
+
+/*
+ * SD0 can be connected to either eMMC (IC49) or SD card slot CN31
+ * Lets by default enable the eMMC, note we need the below SW settings
+ * for eMMC.
+ * SW2[1] = ON; SW2[2] = ON
+ */
+#define SD0_EMMC 1
+
#include "rzt2h-n2h-evk-common.dtsi"
/ {
diff --git a/arch/arm64/boot/dts/renesas/r9a09g087m44-rzn2h-evk.dts b/arch/arm64/boot/dts/renesas/r9a09g087m44-rzn2h-evk.dts
index e41b687e5497..89baa601a179 100644
--- a/arch/arm64/boot/dts/renesas/r9a09g087m44-rzn2h-evk.dts
+++ b/arch/arm64/boot/dts/renesas/r9a09g087m44-rzn2h-evk.dts
@@ -10,6 +10,15 @@
#include <dt-bindings/gpio/gpio.h>
#include "r9a09g087m44.dtsi"
+
+/*
+ * SD0 can be connected to either eMMC (U33) or SD card slot CN21
+ * Lets by default enable the eMMC, note we need the below SW settings
+ * for eMMC.
+ * DSW5[1] = ON; DSW5[2] = ON
+ */
+#define SD0_EMMC 1
+
#include "rzt2h-n2h-evk-common.dtsi"
/*
diff --git a/arch/arm64/boot/dts/renesas/rzt2h-n2h-evk-common.dtsi b/arch/arm64/boot/dts/renesas/rzt2h-n2h-evk-common.dtsi
index 1a3d28054bf7..7fa49de2a243 100644
--- a/arch/arm64/boot/dts/renesas/rzt2h-n2h-evk-common.dtsi
+++ b/arch/arm64/boot/dts/renesas/rzt2h-n2h-evk-common.dtsi
@@ -11,12 +11,31 @@ / {
aliases {
i2c0 = &i2c0;
i2c1 = &i2c1;
+ mmc0 = &sdhi0;
serial0 = &sci0;
};
chosen {
stdout-path = "serial0:115200n8";
};
+
+ reg_1p8v: regulator-1p8v {
+ compatible = "regulator-fixed";
+ regulator-name = "fixed-1.8V";
+ regulator-min-microvolt = <1800000>;
+ regulator-max-microvolt = <1800000>;
+ regulator-boot-on;
+ regulator-always-on;
+ };
+
+ reg_3p3v: regulator-3p3v {
+ compatible = "regulator-fixed";
+ regulator-name = "fixed-3.3V";
+ regulator-min-microvolt = <3300000>;
+ regulator-max-microvolt = <3300000>;
+ regulator-boot-on;
+ regulator-always-on;
+ };
};
&extal_clk {
@@ -44,6 +63,34 @@ sci0_pins: sci0-pins {
pinmux = <RZT2H_PORT_PINMUX(27, 4, 0x14)>,
<RZT2H_PORT_PINMUX(27, 5, 0x14)>;
};
+
+#if SD0_EMMC
+ sdhi0-emmc-iovs-hog {
+ gpio-hog;
+ gpios = <RZT2H_GPIO(2, 6) GPIO_ACTIVE_HIGH>;
+ output-high;
+ line-name = "SD0_IOVS";
+ };
+#endif
+
+ sdhi0_emmc_pins: sd0-emmc-group {
+ sd0-emmc-data-pins {
+ pinmux = <RZT2H_PORT_PINMUX(12, 2, 0x29)>, /* SD0_DATA0 */
+ <RZT2H_PORT_PINMUX(12, 3, 0x29)>, /* SD0_DATA1 */
+ <RZT2H_PORT_PINMUX(12, 4, 0x29)>, /* SD0_DATA2 */
+ <RZT2H_PORT_PINMUX(12, 5, 0x29)>, /* SD0_DATA3 */
+ <RZT2H_PORT_PINMUX(12, 6, 0x29)>, /* SD0_DATA4 */
+ <RZT2H_PORT_PINMUX(12, 7, 0x29)>, /* SD0_DATA5 */
+ <RZT2H_PORT_PINMUX(13, 0, 0x29)>, /* SD0_DATA6 */
+ <RZT2H_PORT_PINMUX(13, 1, 0x29)>; /* SD0_DATA7 */
+ };
+
+ sd0-emmc-ctrl-pins {
+ pinmux = <RZT2H_PORT_PINMUX(12, 0, 0x29)>, /* SD0_CLK */
+ <RZT2H_PORT_PINMUX(12, 1, 0x29)>, /* SD0_CMD */
+ <RZT2H_PORT_PINMUX(13, 2, 0x29)>; /* SD0_RST# */
+ };
+ };
};
&sci0 {
@@ -51,3 +98,18 @@ &sci0 {
pinctrl-names = "default";
status = "okay";
};
+
+#if SD0_EMMC
+&sdhi0 {
+ pinctrl-0 = <&sdhi0_emmc_pins>;
+ pinctrl-1 = <&sdhi0_emmc_pins>;
+ pinctrl-names = "default", "state_uhs";
+ vmmc-supply = <®_3p3v>;
+ vqmmc-supply = <®_1p8v>;
+ bus-width = <8>;
+ non-removable;
+ mmc-hs200-1_8v;
+ fixed-emmc-driver-type = <1>;
+ status = "okay";
+};
+#endif
--
2.50.1
Hi Prabhakar,
On Tue, 12 Aug 2025 at 22:03, Prabhakar <prabhakar.csengg@gmail.com> wrote:
> From: Lad Prabhakar <prabhakar.mahadev-lad.rj@bp.renesas.com>
>
> Enable eMMC on RZ/T2H and RZ/N2H EVKs. As SDHI0 can be connected to
> either eMMC0/SD0 `SD0_EMMC` macro is added.
>
> Signed-off-by: Lad Prabhakar <prabhakar.mahadev-lad.rj@bp.renesas.com>
Thanks for your patch!
> --- a/arch/arm64/boot/dts/renesas/r9a09g087m44-rzn2h-evk.dts
> +++ b/arch/arm64/boot/dts/renesas/r9a09g087m44-rzn2h-evk.dts
> @@ -10,6 +10,15 @@
> #include <dt-bindings/gpio/gpio.h>
>
> #include "r9a09g087m44.dtsi"
> +
> +/*
> + * SD0 can be connected to either eMMC (U33) or SD card slot CN21
> + * Lets by default enable the eMMC, note we need the below SW settings
> + * for eMMC.
> + * DSW5[1] = ON; DSW5[2] = ON
> + */
Both SD0 and eMMC also need DSW17[5] = OFF; DSW17[6] = ON.
> +#define SD0_EMMC 1
> +
> #include "rzt2h-n2h-evk-common.dtsi"
>
> /*
> --- a/arch/arm64/boot/dts/renesas/rzt2h-n2h-evk-common.dtsi
> +++ b/arch/arm64/boot/dts/renesas/rzt2h-n2h-evk-common.dtsi
> @@ -44,6 +63,34 @@ sci0_pins: sci0-pins {
> pinmux = <RZT2H_PORT_PINMUX(27, 4, 0x14)>,
> <RZT2H_PORT_PINMUX(27, 5, 0x14)>;
> };
> +
> +#if SD0_EMMC
> + sdhi0-emmc-iovs-hog {
> + gpio-hog;
> + gpios = <RZT2H_GPIO(2, 6) GPIO_ACTIVE_HIGH>;
> + output-high;
> + line-name = "SD0_IOVS";
> + };
> +#endif
> +
> + sdhi0_emmc_pins: sd0-emmc-group {
> + sd0-emmc-data-pins {
No need for repeated sd0-emmc-prefixes in the subnodes.
> + pinmux = <RZT2H_PORT_PINMUX(12, 2, 0x29)>, /* SD0_DATA0 */
> + <RZT2H_PORT_PINMUX(12, 3, 0x29)>, /* SD0_DATA1 */
> + <RZT2H_PORT_PINMUX(12, 4, 0x29)>, /* SD0_DATA2 */
> + <RZT2H_PORT_PINMUX(12, 5, 0x29)>, /* SD0_DATA3 */
> + <RZT2H_PORT_PINMUX(12, 6, 0x29)>, /* SD0_DATA4 */
> + <RZT2H_PORT_PINMUX(12, 7, 0x29)>, /* SD0_DATA5 */
> + <RZT2H_PORT_PINMUX(13, 0, 0x29)>, /* SD0_DATA6 */
> + <RZT2H_PORT_PINMUX(13, 1, 0x29)>; /* SD0_DATA7 */
> + };
> +
> + sd0-emmc-ctrl-pins {
> + pinmux = <RZT2H_PORT_PINMUX(12, 0, 0x29)>, /* SD0_CLK */
> + <RZT2H_PORT_PINMUX(12, 1, 0x29)>, /* SD0_CMD */
> + <RZT2H_PORT_PINMUX(13, 2, 0x29)>; /* SD0_RST# */
> + };
> + };
> };
The rest LGTM.
Gr{oetje,eeting}s,
Geert
--
Geert Uytterhoeven -- There's lots of Linux beyond ia32 -- geert@linux-m68k.org
In personal conversations with technical people, I call myself a hacker. But
when I'm talking to journalists I just say "programmer" or something like that.
-- Linus Torvalds
Hi Geert,
Thank you for the review.
On Mon, Aug 18, 2025 at 5:02 PM Geert Uytterhoeven <geert@linux-m68k.org> wrote:
>
> Hi Prabhakar,
>
> On Tue, 12 Aug 2025 at 22:03, Prabhakar <prabhakar.csengg@gmail.com> wrote:
> > From: Lad Prabhakar <prabhakar.mahadev-lad.rj@bp.renesas.com>
> >
> > Enable eMMC on RZ/T2H and RZ/N2H EVKs. As SDHI0 can be connected to
> > either eMMC0/SD0 `SD0_EMMC` macro is added.
> >
> > Signed-off-by: Lad Prabhakar <prabhakar.mahadev-lad.rj@bp.renesas.com>
>
> Thanks for your patch!
>
> > --- a/arch/arm64/boot/dts/renesas/r9a09g087m44-rzn2h-evk.dts
> > +++ b/arch/arm64/boot/dts/renesas/r9a09g087m44-rzn2h-evk.dts
> > @@ -10,6 +10,15 @@
> > #include <dt-bindings/gpio/gpio.h>
> >
> > #include "r9a09g087m44.dtsi"
> > +
> > +/*
> > + * SD0 can be connected to either eMMC (U33) or SD card slot CN21
> > + * Lets by default enable the eMMC, note we need the below SW settings
> > + * for eMMC.
> > + * DSW5[1] = ON; DSW5[2] = ON
> > + */
>
> Both SD0 and eMMC also need DSW17[5] = OFF; DSW17[6] = ON.
>
Agreed.
> > +#define SD0_EMMC 1
> > +
> > #include "rzt2h-n2h-evk-common.dtsi"
> >
> > /*
>
> > --- a/arch/arm64/boot/dts/renesas/rzt2h-n2h-evk-common.dtsi
> > +++ b/arch/arm64/boot/dts/renesas/rzt2h-n2h-evk-common.dtsi
>
> > @@ -44,6 +63,34 @@ sci0_pins: sci0-pins {
> > pinmux = <RZT2H_PORT_PINMUX(27, 4, 0x14)>,
> > <RZT2H_PORT_PINMUX(27, 5, 0x14)>;
> > };
> > +
> > +#if SD0_EMMC
> > + sdhi0-emmc-iovs-hog {
> > + gpio-hog;
> > + gpios = <RZT2H_GPIO(2, 6) GPIO_ACTIVE_HIGH>;
> > + output-high;
> > + line-name = "SD0_IOVS";
> > + };
> > +#endif
> > +
> > + sdhi0_emmc_pins: sd0-emmc-group {
> > + sd0-emmc-data-pins {
>
> No need for repeated sd0-emmc-prefixes in the subnodes.
>
>
Ok, I will get rid of them.
Cheers,
Prabhakar
> > + pinmux = <RZT2H_PORT_PINMUX(12, 2, 0x29)>, /* SD0_DATA0 */
> > + <RZT2H_PORT_PINMUX(12, 3, 0x29)>, /* SD0_DATA1 */
> > + <RZT2H_PORT_PINMUX(12, 4, 0x29)>, /* SD0_DATA2 */
> > + <RZT2H_PORT_PINMUX(12, 5, 0x29)>, /* SD0_DATA3 */
> > + <RZT2H_PORT_PINMUX(12, 6, 0x29)>, /* SD0_DATA4 */
> > + <RZT2H_PORT_PINMUX(12, 7, 0x29)>, /* SD0_DATA5 */
> > + <RZT2H_PORT_PINMUX(13, 0, 0x29)>, /* SD0_DATA6 */
> > + <RZT2H_PORT_PINMUX(13, 1, 0x29)>; /* SD0_DATA7 */
> > + };
> > +
> > + sd0-emmc-ctrl-pins {
> > + pinmux = <RZT2H_PORT_PINMUX(12, 0, 0x29)>, /* SD0_CLK */
> > + <RZT2H_PORT_PINMUX(12, 1, 0x29)>, /* SD0_CMD */
> > + <RZT2H_PORT_PINMUX(13, 2, 0x29)>; /* SD0_RST# */
> > + };
> > + };
> > };
>
> The rest LGTM.
>
> Gr{oetje,eeting}s,
>
> Geert
>
> --
> Geert Uytterhoeven -- There's lots of Linux beyond ia32 -- geert@linux-m68k.org
>
> In personal conversations with technical people, I call myself a hacker. But
> when I'm talking to journalists I just say "programmer" or something like that.
> -- Linus Torvalds
© 2016 - 2026 Red Hat, Inc.