[PATCH v7 0/4] Enable cpufreq for IPQ5424

Varadarajan Narayanan posted 4 patches 1 month, 3 weeks ago
.../bindings/clock/qcom,ipq5424-apss-clk.yaml |  55 ++++
arch/arm64/boot/dts/qcom/ipq5424.dtsi         |  69 +++++
drivers/clk/qcom/Kconfig                      |   9 +
drivers/clk/qcom/Makefile                     |   1 +
drivers/clk/qcom/apss-ipq5424.c               | 265 ++++++++++++++++++
drivers/cpufreq/cpufreq-dt-platdev.c          |   1 +
drivers/cpufreq/qcom-cpufreq-nvmem.c          |   5 +
include/dt-bindings/clock/qcom,apss-ipq.h     |   6 +
.../dt-bindings/interconnect/qcom,ipq5424.h   |   3 +
9 files changed, 414 insertions(+)
create mode 100644 Documentation/devicetree/bindings/clock/qcom,ipq5424-apss-clk.yaml
create mode 100644 drivers/clk/qcom/apss-ipq5424.c
[PATCH v7 0/4] Enable cpufreq for IPQ5424
Posted by Varadarajan Narayanan 1 month, 3 weeks ago
CPU on Qualcomm ipq5424 is clocked by huayra PLL with RCG support.
Add support for the APSS PLL, RCG and clock enable for ipq5424.
The PLL, RCG register space are clubbed. Hence adding new APSS driver
for both PLL and RCG/CBC control. Also the L3 cache has a separate pll
modeled as ICC clock. The L3 pll needs to be scaled along with the CPU.

v7: Fix 'Reviewed-by' placement for bindings patch
    Use enum instead of clock names for l3 pll
    Select IPQ_APSS_5424 if IPQ_GCC_5424 is enabled

v6: https://lore.kernel.org/linux-arm-msm/20250806112807.2726890-1-quic_varada@quicinc.com/
	* Drop clock-names in bindings, dts and driver and use index instead
	* Fix 'opp-microvolt'

v5: https://lore.kernel.org/linux-arm-msm/20250804112041.845135-1-quic_varada@quicinc.com/
	* Remove previous maintainers from bindings file
	* Use enums instead of clock names in clock struct
	* Add '.sync_state = icc_sync_state'
	* Add opp-816000000

v4: https://lore.kernel.org/linux-arm-msm/20250730081316.547796-1-quic_varada@quicinc.com/
	* Address bindings related comments

v3: https://lore.kernel.org/linux-arm-msm/20250724102540.3762358-1-quic_varada@quicinc.com/
	* Use the qcom_cc_driver_data framework to trim down apss_ipq5424_probe

v2: https://lore.kernel.org/linux-arm-msm/20250723110815.2865403-1-quic_varada@quicinc.com/
	* Use icc-clk framework for l3 pll

v1: https://lore.kernel.org/linux-arm-msm/20250127093128.2611247-1-quic_srichara@quicinc.com/

Md Sadre Alam (1):
  cpufreq: qcom-nvmem: Enable cpufreq for ipq5424

Sricharan Ramabadhran (3):
  dt-bindings: clock: ipq5424-apss-clk: Add ipq5424 apss clock
    controller
  clk: qcom: apss-ipq5424: Add ipq5424 apss clock controller
  arm64: dts: qcom: ipq5424: Enable cpufreq

 .../bindings/clock/qcom,ipq5424-apss-clk.yaml |  55 ++++
 arch/arm64/boot/dts/qcom/ipq5424.dtsi         |  69 +++++
 drivers/clk/qcom/Kconfig                      |   9 +
 drivers/clk/qcom/Makefile                     |   1 +
 drivers/clk/qcom/apss-ipq5424.c               | 265 ++++++++++++++++++
 drivers/cpufreq/cpufreq-dt-platdev.c          |   1 +
 drivers/cpufreq/qcom-cpufreq-nvmem.c          |   5 +
 include/dt-bindings/clock/qcom,apss-ipq.h     |   6 +
 .../dt-bindings/interconnect/qcom,ipq5424.h   |   3 +
 9 files changed, 414 insertions(+)
 create mode 100644 Documentation/devicetree/bindings/clock/qcom,ipq5424-apss-clk.yaml
 create mode 100644 drivers/clk/qcom/apss-ipq5424.c


base-commit: b1549501188cc9eba732c25b033df7a53ccc341f
-- 
2.34.1
Re: (subset) [PATCH v7 0/4] Enable cpufreq for IPQ5424
Posted by Bjorn Andersson 1 month, 3 weeks ago
On Mon, 11 Aug 2025 14:39:50 +0530, Varadarajan Narayanan wrote:
> CPU on Qualcomm ipq5424 is clocked by huayra PLL with RCG support.
> Add support for the APSS PLL, RCG and clock enable for ipq5424.
> The PLL, RCG register space are clubbed. Hence adding new APSS driver
> for both PLL and RCG/CBC control. Also the L3 cache has a separate pll
> modeled as ICC clock. The L3 pll needs to be scaled along with the CPU.
> 
> v7: Fix 'Reviewed-by' placement for bindings patch
>     Use enum instead of clock names for l3 pll
>     Select IPQ_APSS_5424 if IPQ_GCC_5424 is enabled
> 
> [...]

Applied, thanks!

[4/4] arm64: dts: qcom: ipq5424: Enable cpufreq
      commit: 77abf70ee126d40dba9ada0a4ccb4c7743f6a3e6

Best regards,
-- 
Bjorn Andersson <andersson@kernel.org>
Re: (subset) [PATCH v7 0/4] Enable cpufreq for IPQ5424
Posted by Bjorn Andersson 1 month, 3 weeks ago
On Mon, 11 Aug 2025 14:39:50 +0530, Varadarajan Narayanan wrote:
> CPU on Qualcomm ipq5424 is clocked by huayra PLL with RCG support.
> Add support for the APSS PLL, RCG and clock enable for ipq5424.
> The PLL, RCG register space are clubbed. Hence adding new APSS driver
> for both PLL and RCG/CBC control. Also the L3 cache has a separate pll
> modeled as ICC clock. The L3 pll needs to be scaled along with the CPU.
> 
> v7: Fix 'Reviewed-by' placement for bindings patch
>     Use enum instead of clock names for l3 pll
>     Select IPQ_APSS_5424 if IPQ_GCC_5424 is enabled
> 
> [...]

Applied, thanks!

[2/4] clk: qcom: apss-ipq5424: Add ipq5424 apss clock controller
      commit: 5bf83c54bab5eb15a2749c6c52b6f96d425490bc

Best regards,
-- 
Bjorn Andersson <andersson@kernel.org>