[v5] Update PCIe PHY settings for QCS8300 and SA8775P

[PATCH v5 0/2] Update PCIe PHY settings for QCS8300 and SA8775P

Mrinmay Sarkar posted 2 patches 3 months, 3 weeks ago

Diff against v3 v4
Download series mbox

arch/arm64/boot/dts/qcom/sa8775p.dtsi              |  2 -
drivers/phy/qualcomm/phy-qcom-qmp-pcie.c           | 89 ++++++++++++----------
drivers/phy/qualcomm/phy-qcom-qmp-pcs-pcie-v5_20.h |  2 +
drivers/phy/qualcomm/phy-qcom-qmp-pcs-v5_20.h      |  4 +
.../phy/qualcomm/phy-qcom-qmp-qserdes-ln-shrd-v5.h | 11 +++
drivers/phy/qualcomm/phy-qcom-qmp.h                |  1 +
6 files changed, 66 insertions(+), 43 deletions(-)

Expand all Fold all

[PATCH v5 0/2] Update PCIe PHY settings for QCS8300 and SA8775P

Posted by Mrinmay Sarkar 3 months, 3 weeks ago

This Series is to update PCIe PHY settings as per latest
hardware programming guide and remove max link speed dt 
property for SA8775P PCIe EP.

Signed-off-by: Mrinmay Sarkar <quic_msarkar@quicinc.com>
---
V4 -> V5:
- update commit message and add reviewed-by tag in patch 1
- Link to v4: https://lore.kernel.org/r/20250604-update_phy-v4-0-d04b12bb89f2@quicinc.com

V3 -> V4:
- update commit message in patch 2 as per review comment.
- Link to v3: https://lore.kernel.org/r/20250525-update_phy-v3-0-5b315cd39993@quicinc.com

V2 -> V3:
- update subject in patch 1 as per review comment
Link to v2: https://lore.kernel.org/r/20250514-update_phy-v2-0-d4f319221474@quicinc.com

v1 -> v2:
- Update commit message as per the review comments.
- Remove max-link-speed DT property.

---

---
Mrinmay Sarkar (2):
      phy: qcom: qmp-pcie: Update PHY settings for QCS8300 & SA8775P
      arm64: dts: qcom: sa8775p: Remove max link speed property for PCIe EP

 arch/arm64/boot/dts/qcom/sa8775p.dtsi              |  2 -
 drivers/phy/qualcomm/phy-qcom-qmp-pcie.c           | 89 ++++++++++++----------
 drivers/phy/qualcomm/phy-qcom-qmp-pcs-pcie-v5_20.h |  2 +
 drivers/phy/qualcomm/phy-qcom-qmp-pcs-v5_20.h      |  4 +
 .../phy/qualcomm/phy-qcom-qmp-qserdes-ln-shrd-v5.h | 11 +++
 drivers/phy/qualcomm/phy-qcom-qmp.h                |  1 +
 6 files changed, 66 insertions(+), 43 deletions(-)
---
base-commit: edef457004774e598fc4c1b7d1d4f0bcd9d0bb30
change-id: 20250513-update_phy-2cd804dd2401

Best regards,
-- 
Mrinmay Sarkar <quic_msarkar@quicinc.com>

Re: (subset) [PATCH v5 0/2] Update PCIe PHY settings for QCS8300 and SA8775P

Posted by Bjorn Andersson 1 month, 4 weeks ago

On Tue, 17 Jun 2025 17:08:18 +0530, Mrinmay Sarkar wrote:
> This Series is to update PCIe PHY settings as per latest
> hardware programming guide and remove max link speed dt
> property for SA8775P PCIe EP.
> 
> 

Applied, thanks!

[2/2] arm64: dts: qcom: sa8775p: Remove max link speed property for PCIe EP
      commit: d6111177f6504b013d0424657e131ae9a36ab5e2

Best regards,
-- 
Bjorn Andersson <andersson@kernel.org>

Re: (subset) [PATCH v5 0/2] Update PCIe PHY settings for QCS8300 and SA8775P

Posted by Vinod Koul 3 months, 2 weeks ago

On Tue, 17 Jun 2025 17:08:18 +0530, Mrinmay Sarkar wrote:
> This Series is to update PCIe PHY settings as per latest
> hardware programming guide and remove max link speed dt
> property for SA8775P PCIe EP.
> 
> 

Applied, thanks!

[1/2] phy: qcom: qmp-pcie: Update PHY settings for QCS8300 & SA8775P
      commit: 03aa45d6c62d6861dcbcff627d88814c0ddecc88

Best regards,
-- 
~Vinod