Add Qualcomm extended CTI support in CTI binding file. Qualcomm
extended CTI supports up to 128 triggers.
Signed-off-by: Mao Jinlong <quic_jinlmao@quicinc.com>
---
Documentation/devicetree/bindings/arm/arm,coresight-cti.yaml | 4 +++-
1 file changed, 3 insertions(+), 1 deletion(-)
diff --git a/Documentation/devicetree/bindings/arm/arm,coresight-cti.yaml b/Documentation/devicetree/bindings/arm/arm,coresight-cti.yaml
index 2d5545a2b49c..1aa27461f5bc 100644
--- a/Documentation/devicetree/bindings/arm/arm,coresight-cti.yaml
+++ b/Documentation/devicetree/bindings/arm/arm,coresight-cti.yaml
@@ -84,7 +84,9 @@ properties:
- const: arm,coresight-cti
- const: arm,primecell
- items:
- - const: arm,coresight-cti-v8-arch
+ - enum:
+ - arm,coresight-cti-v8-arch
+ - qcom,coresight-cti-extended
- const: arm,coresight-cti
- const: arm,primecell
--
2.25.1
On Tue, Apr 29, 2025 at 12:18:40AM GMT, Mao Jinlong wrote: > Add Qualcomm extended CTI support in CTI binding file. Qualcomm > extended CTI supports up to 128 triggers. > > Signed-off-by: Mao Jinlong <quic_jinlmao@quicinc.com> > --- > Documentation/devicetree/bindings/arm/arm,coresight-cti.yaml | 4 +++- > 1 file changed, 3 insertions(+), 1 deletion(-) > > diff --git a/Documentation/devicetree/bindings/arm/arm,coresight-cti.yaml b/Documentation/devicetree/bindings/arm/arm,coresight-cti.yaml > index 2d5545a2b49c..1aa27461f5bc 100644 > --- a/Documentation/devicetree/bindings/arm/arm,coresight-cti.yaml > +++ b/Documentation/devicetree/bindings/arm/arm,coresight-cti.yaml > @@ -84,7 +84,9 @@ properties: > - const: arm,coresight-cti > - const: arm,primecell > - items: > - - const: arm,coresight-cti-v8-arch > + - enum: > + - arm,coresight-cti-v8-arch > + - qcom,coresight-cti-extended cpu phandle is not required? Or not even valid? Best regards, Krzysztof
On 2025/5/2 14:43, Krzysztof Kozlowski wrote: > On Tue, Apr 29, 2025 at 12:18:40AM GMT, Mao Jinlong wrote: >> Add Qualcomm extended CTI support in CTI binding file. Qualcomm >> extended CTI supports up to 128 triggers. >> >> Signed-off-by: Mao Jinlong <quic_jinlmao@quicinc.com> >> --- >> Documentation/devicetree/bindings/arm/arm,coresight-cti.yaml | 4 +++- >> 1 file changed, 3 insertions(+), 1 deletion(-) >> >> diff --git a/Documentation/devicetree/bindings/arm/arm,coresight-cti.yaml b/Documentation/devicetree/bindings/arm/arm,coresight-cti.yaml >> index 2d5545a2b49c..1aa27461f5bc 100644 >> --- a/Documentation/devicetree/bindings/arm/arm,coresight-cti.yaml >> +++ b/Documentation/devicetree/bindings/arm/arm,coresight-cti.yaml >> @@ -84,7 +84,9 @@ properties: >> - const: arm,coresight-cti >> - const: arm,primecell >> - items: >> - - const: arm,coresight-cti-v8-arch >> + - enum: >> + - arm,coresight-cti-v8-arch >> + - qcom,coresight-cti-extended > > cpu phandle is not required? Or not even valid? cpu phandle is not required for exteneded CTI. > > Best regards, > Krzysztof >
© 2016 - 2026 Red Hat, Inc.