Added IPA nodes and definitions.
Signed-off-by: Wojciech Slenska <wojciech.slenska@gmail.com>
---
arch/arm64/boot/dts/qcom/qcm2290.dtsi | 52 +++++++++++++++++++++++++++
1 file changed, 52 insertions(+)
diff --git a/arch/arm64/boot/dts/qcom/qcm2290.dtsi b/arch/arm64/boot/dts/qcom/qcm2290.dtsi
index 79bc42ffb6a1..0d39fd73888a 100644
--- a/arch/arm64/boot/dts/qcom/qcm2290.dtsi
+++ b/arch/arm64/boot/dts/qcom/qcm2290.dtsi
@@ -428,6 +428,17 @@ wlan_smp2p_in: wlan-wpss-to-ap {
interrupt-controller;
#interrupt-cells = <2>;
};
+
+ ipa_smp2p_out: ipa-ap-to-modem {
+ qcom,entry-name = "ipa";
+ #qcom,smem-state-cells = <1>;
+ };
+
+ ipa_smp2p_in: ipa-modem-to-ap {
+ qcom,entry-name = "ipa";
+ interrupt-controller;
+ #interrupt-cells = <2>;
+ };
};
soc: soc@0 {
@@ -1431,6 +1442,47 @@ usb_dwc3_ss: endpoint {
};
};
+ ipa: ipa@5840000 {
+ compatible = "qcom,qcm2290-ipa", "qcom,sc7180-ipa";
+
+ iommus = <&apps_smmu 0x140 0x0>;
+ reg = <0x0 0x5840000 0x0 0x7000>,
+ <0x0 0x5847000 0x0 0x2000>,
+ <0x0 0x5804000 0x0 0x2c000>;
+ reg-names = "ipa-reg",
+ "ipa-shared",
+ "gsi";
+
+ interrupts-extended = <&intc GIC_SPI 257 IRQ_TYPE_EDGE_RISING>,
+ <&intc GIC_SPI 259 IRQ_TYPE_LEVEL_HIGH>,
+ <&ipa_smp2p_in 0 IRQ_TYPE_EDGE_RISING>,
+ <&ipa_smp2p_in 1 IRQ_TYPE_EDGE_RISING>;
+ interrupt-names = "ipa",
+ "gsi",
+ "ipa-clock-query",
+ "ipa-setup-ready";
+
+ clocks = <&rpmcc RPM_SMD_IPA_CLK>;
+ clock-names = "core";
+
+ interconnects = <&system_noc MASTER_IPA RPM_ALWAYS_TAG
+ &bimc SLAVE_EBI1 RPM_ALWAYS_TAG>,
+ <&system_noc MASTER_IPA RPM_ALWAYS_TAG
+ &system_noc SLAVE_IMEM RPM_ALWAYS_TAG>,
+ <&bimc MASTER_APPSS_PROC RPM_ALWAYS_TAG
+ &config_noc SLAVE_IPA_CFG RPM_ALWAYS_TAG>;
+ interconnect-names = "memory",
+ "imem",
+ "config";
+
+ qcom,smem-states = <&ipa_smp2p_out 0>,
+ <&ipa_smp2p_out 1>;
+ qcom,smem-state-names = "ipa-clock-enabled-valid",
+ "ipa-clock-enabled";
+
+ status = "disabled";
+ };
+
gpu: gpu@5900000 {
compatible = "qcom,adreno-07000200", "qcom,adreno";
reg = <0x0 0x05900000 0x0 0x40000>;
--
2.34.1
On 12/20/24 8:35 AM, Wojciech Slenska wrote:
> Added IPA nodes and definitions.
>
> Signed-off-by: Wojciech Slenska <wojciech.slenska@gmail.com>
> ---
> arch/arm64/boot/dts/qcom/qcm2290.dtsi | 52 +++++++++++++++++++++++++++
> 1 file changed, 52 insertions(+)
>
> diff --git a/arch/arm64/boot/dts/qcom/qcm2290.dtsi b/arch/arm64/boot/dts/qcom/qcm2290.dtsi
> index 79bc42ffb6a1..0d39fd73888a 100644
> --- a/arch/arm64/boot/dts/qcom/qcm2290.dtsi
> +++ b/arch/arm64/boot/dts/qcom/qcm2290.dtsi
> @@ -428,6 +428,17 @@ wlan_smp2p_in: wlan-wpss-to-ap {
> interrupt-controller;
> #interrupt-cells = <2>;
> };
> +
> + ipa_smp2p_out: ipa-ap-to-modem {
> + qcom,entry-name = "ipa";
> + #qcom,smem-state-cells = <1>;
> + };
> +
> + ipa_smp2p_in: ipa-modem-to-ap {
> + qcom,entry-name = "ipa";
> + interrupt-controller;
> + #interrupt-cells = <2>;
> + };
> };
>
> soc: soc@0 {
> @@ -1431,6 +1442,47 @@ usb_dwc3_ss: endpoint {
> };
> };
>
> + ipa: ipa@5840000 {
> + compatible = "qcom,qcm2290-ipa", "qcom,sc7180-ipa";
> +
> + iommus = <&apps_smmu 0x140 0x0>;
> + reg = <0x0 0x5840000 0x0 0x7000>,
> + <0x0 0x5847000 0x0 0x2000>,
> + <0x0 0x5804000 0x0 0x2c000>;
Please pad the address parts to 8 hex digits with leading zeroes
> + reg-names = "ipa-reg",
> + "ipa-shared",
> + "gsi";
> +
> + interrupts-extended = <&intc GIC_SPI 257 IRQ_TYPE_EDGE_RISING>,
> + <&intc GIC_SPI 259 IRQ_TYPE_LEVEL_HIGH>,
> + <&ipa_smp2p_in 0 IRQ_TYPE_EDGE_RISING>,
> + <&ipa_smp2p_in 1 IRQ_TYPE_EDGE_RISING>;
> + interrupt-names = "ipa",
> + "gsi",
> + "ipa-clock-query",
> + "ipa-setup-ready";
> +
> + clocks = <&rpmcc RPM_SMD_IPA_CLK>;
> + clock-names = "core";
> +
> + interconnects = <&system_noc MASTER_IPA RPM_ALWAYS_TAG
> + &bimc SLAVE_EBI1 RPM_ALWAYS_TAG>,
> + <&system_noc MASTER_IPA RPM_ALWAYS_TAG
> + &system_noc SLAVE_IMEM RPM_ALWAYS_TAG>,
> + <&bimc MASTER_APPSS_PROC RPM_ALWAYS_TAG
> + &config_noc SLAVE_IPA_CFG RPM_ALWAYS_TAG>;
this last path should be RPM_ACTIVE_TAG - that makes paths involving the
CPU automatically collapse (as per the power management uC's decision)
whenever it's possible
Konrad
© 2016 - 2026 Red Hat, Inc.