Configure the disable wait value on the CX GDSC to ensure we don't get
any undefined behavior. This was omitted when first adding the driver.

Fixes: 8397e24278b3 ("clk: qcom: Add GPU clock controller driver for SM6375")
Signed-off-by: Konrad Dybcio <konrad.dybcio@linaro.org>
---
 drivers/clk/qcom/gpucc-sm6375.c | 1 +
 1 file changed, 1 insertion(+)

diff --git a/drivers/clk/qcom/gpucc-sm6375.c b/drivers/clk/qcom/gpucc-sm6375.c
index d8f4c4b59f1b..d3620344a009 100644
--- a/drivers/clk/qcom/gpucc-sm6375.c
+++ b/drivers/clk/qcom/gpucc-sm6375.c
@@ -358,6 +358,7 @@ static struct clk_branch gpucc_sleep_clk = {
 static struct gdsc gpu_cx_gdsc = {
 	.gdscr = 0x106c,
 	.gds_hw_ctrl = 0x1540,
+	.clk_dis_wait_val = 8,
 	.pd = {
 		.name = "gpu_cx_gdsc",
 	},
-- 
2.40.0

On Wed, 29 Mar 2023 16:01:35 +0200, Konrad Dybcio wrote:
> Configure the disable wait value on the CX GDSC to ensure we don't get
> any undefined behavior. This was omitted when first adding the driver.
> 
> 

Applied, thanks!

[1/1] clk: qcom: gpucc-sm6375: Configure CX_GDSC disable wait value
      commit: 93f21d925f787eb4a91e7ade77a544df30be0605

Best regards,
-- 
Bjorn Andersson <andersson@kernel.org>