[v1] Add vtype.vill FIELD macro definition

[PATCH v1 0/1] Add vtype.vill FIELD macro definition

Chao Liu posted 1 patch 3 months, 4 weeks ago

Diff against v2
Download series mbox

There is a newer version of this series

target/riscv/cpu.h | 3 ++-
1 file changed, 2 insertions(+), 1 deletion(-)

Expand all Fold all

[PATCH v1 0/1] Add vtype.vill FIELD macro definition

Posted by Chao Liu 3 months, 4 weeks ago

Hi, all:

According to the "The RISC-V Instruction Set Manual Volume I: Unprivileged
Architecture" Version 20240411, Section 31.3.4 "Vector type register, vtype",
and Table 40 "vtype register layout", this patch adds the definition for the
vill field of the vtype register. The bit position for vill is [63].

This change ensures that our implementation remains in line with the latest
RISC-V specifications, thereby maintaining compatibility and correctness.

Chao Liu (1):
  target/riscv: add VILL field for vtype register macro definition

 target/riscv/cpu.h | 3 ++-
 1 file changed, 2 insertions(+), 1 deletion(-)

-- 
2.47.0