arm gicv3: minor bug fixes, ITS trace events

[PATCH 0/5] arm gicv3: minor bug fixes, ITS trace events

Peter Maydell posted 5 patches 2 years, 1 month ago

Download series mbox

Test checkpatch passed

Patches applied successfully (tree, apply log)
git fetch https://github.com/patchew-project/qemu tags/patchew/20220303202341.2232284-1-peter.maydell@linaro.org

Maintainers: Peter Maydell <peter.maydell@linaro.org>

hw/intc/arm_gicv3.c       |  8 +++++
hw/intc/arm_gicv3_cpuif.c |  3 +-
hw/intc/arm_gicv3_dist.c  |  4 +--
hw/intc/arm_gicv3_its.c   | 69 +++++++++++++++++++++++++++++++++------
hw/intc/trace-events      | 21 ++++++++++++
5 files changed, 92 insertions(+), 13 deletions(-)

Expand all Fold all

[PATCH 0/5] arm gicv3: minor bug fixes, ITS trace events

Posted by Peter Maydell 2 years, 1 month ago

This series fixes a handful of small things I ran into while
I've been working on adding GICv4 support:
 * it adds trace events to the ITS for all the commands and
   in-guest-memory table acceses
 * it fixes a couple of text errors in some log/trace strings
 * an actual bugfix: it specifies .valid and .impl for the TCG
   GIC MemoryRegionOps so that we actually use the code we have
   for reading/writing 8-byte registers rather than letting
   the memory system split them into two 4-byte accesses
   (which is mostly unnoticeable to the guest)

thanks
-- PMM

Peter Maydell (5):
  hw/intc/arm_gicv3_its: Add trace events for commands
  hw/intc/arm_gicv3_its: Add trace events for table reads and writes
  hw/intc/arm_gicv3: Specify valid and impl in MemoryRegionOps
  hw/intc/arm_gicv3: Fix missing spaces in error log messages
  hw/intc/arm_gicv3_cpuif: Fix register names in ICV_HPPIR read trace
    event

 hw/intc/arm_gicv3.c       |  8 +++++
 hw/intc/arm_gicv3_cpuif.c |  3 +-
 hw/intc/arm_gicv3_dist.c  |  4 +--
 hw/intc/arm_gicv3_its.c   | 69 +++++++++++++++++++++++++++++++++------
 hw/intc/trace-events      | 21 ++++++++++++
 5 files changed, 92 insertions(+), 13 deletions(-)

-- 
2.25.1