From: Frank Chang <frank.chang@sifive.com>
This patchset implements RISC-V B-extension 0.93 version Zbb, Zbs and
Zba subset instructions. Some Zbp instructions are also implemented as
they have similar behavior with their Zbb-, Zbs- and Zba-family
instructions or for Zbb pseudo instructions (e.g. rev8, orc.b).
Specification:
https://github.com/riscv/riscv-bitmanip/blob/master/bitmanip-0.93.pdf
The port is available here:
https://github.com/sifive/qemu/tree/rvb-upstream-v4
To test rvb implementation, specify cpu argument with 'x-b=true' to
enable B-extension support.
Changelog:
v4:
* Remove 'rd != 0' checks from immediate shift instructions.
v3:
* Convert existing immediate shift instructions to use gen_shifti()
and gen_shiftiw() interfaces.
* Rename *u.w instructions to *.uw.
* Rename sb* instructions to b*.
* Rename pcnt* instructions to cpop*.
v2:
* Add gen_shifti(), gen_shiftw(), gen_shiftiw() helper functions.
* Remove addwu, subwu and addiwu instructions as they are not longer
exist in latest draft.
* Optimize implementation with cleaner tcg ops.
Frank Chang (4):
target/riscv: rvb: count bits set
target/riscv: add gen_shifti() and gen_shiftiw() helper functions
target/riscv: rvb: generalized reverse
target/riscv: rvb: generalized or-combine
Kito Cheng (12):
target/riscv: reformat @sh format encoding for B-extension
target/riscv: rvb: count leading/trailing zeros
target/riscv: rvb: logic-with-negate
target/riscv: rvb: pack two words into one register
target/riscv: rvb: min/max instructions
target/riscv: rvb: sign-extend instructions
target/riscv: rvb: single-bit instructions
target/riscv: rvb: shift ones
target/riscv: rvb: rotate (left/right)
target/riscv: rvb: address calculation
target/riscv: rvb: add/shift with prefix zero-extend
target/riscv: rvb: support and turn on B-extension from command line
target/riscv/bitmanip_helper.c | 102 ++++++
target/riscv/cpu.c | 4 +
target/riscv/cpu.h | 2 +
target/riscv/helper.h | 9 +
target/riscv/insn32-64.decode | 33 ++
target/riscv/insn32.decode | 54 ++-
target/riscv/insn_trans/trans_rvb.c.inc | 415 ++++++++++++++++++++++++
target/riscv/insn_trans/trans_rvi.c.inc | 54 +--
target/riscv/meson.build | 1 +
target/riscv/translate.c | 314 ++++++++++++++++++
10 files changed, 932 insertions(+), 56 deletions(-)
create mode 100644 target/riscv/bitmanip_helper.c
create mode 100644 target/riscv/insn_trans/trans_rvb.c.inc
--
2.17.1