[PULL v2 00/32] target-arm queue
[PULL v2 00/11] target-arm queue
1
For some reason the xilinx can bus patches built in my local config
1
Massively slimmed down v2: MemTag broke bsd-user, and the npcm7xx
2
but not in the merge-test ones; dropped those.
2
ethernet device failed 'make check' on big-endian hosts.
3
3
4
-- PMM
4
-- PMM
5
5
6
The following changes since commit a68694cd1f3e5448cca814ff39b871f9ebd71ed5:
6
The following changes since commit 83339e21d05c824ebc9131d644f25c23d0e41ecf:
7
7
8
Merge remote-tracking branch 'remotes/philmd-gitlab/tags/edk2-next-20200914' into staging (2020-09-14 12:18:58 +0100)
8
Merge remote-tracking branch 'remotes/stefanha-gitlab/tags/block-pull-request' into staging (2021-02-10 15:42:20 +0000)
9
9
10
are available in the Git repository at:
10
are available in the Git repository at:
11
11
12
https://git.linaro.org/people/pmaydell/qemu-arm.git tags/pull-target-arm-20200914-1
12
https://git.linaro.org/people/pmaydell/qemu-arm.git tags/pull-target-arm-20210211-1
13
13
14
for you to fetch changes up to 4fe986dd4480308ecf07200cfbd3c3d494a0f639:
14
for you to fetch changes up to d3c1183ffeb71ca3a783eae3d7e1c51e71e8a621:
15
15
16
tests/acceptance: console boot tests for quanta-gsj (2020-09-14 14:24:59 +0100)
16
target/arm: Correctly initialize MDCR_EL2.HPMN (2021-02-11 19:48:09 +0000)
17
17
18
----------------------------------------------------------------
18
----------------------------------------------------------------
19
* hw/misc/a9scu: Do not allow invalid CPU count
19
target-arm queue:
20
* hw/misc/a9scu: Minor cleanups
20
* Correctly initialize MDCR_EL2.HPMN
21
* hw/timer/armv7m_systick: assert that board code set system_clock_scale
21
* versal: Use nr_apu_cpus in favor of hard coding 2
22
* decodetree: Improve identifier matching
22
* accel/tcg: Add URL of clang bug to comment about our workaround
23
* target/arm: Clean up neon fp insn size field decode
23
* Add support for FEAT_DIT, Data Independent Timing
24
* target/arm: Remove KVM support for 32-bit Arm hosts
24
* Remove GPIO from unimplemented NPCM7XX
25
* hw/arm/mps2: New board models mps2-an386, mps2-an500
25
* Fix SCR RES1 handling
26
* Deprecate Unicore32 port
26
* Don't migrate CPUARMState.features
27
* Deprecate lm32 port
28
* target/arm: Count PMU events when MDCR.SPME is set
29
* hw/arm: versal-virt: Correct the tx/rx GEM clocks
30
* New Nuvoton iBMC board models npcm750-evb, quanta-gsj
31
27
32
----------------------------------------------------------------
28
----------------------------------------------------------------
33
Aaron Lindsay (1):
29
Aaron Lindsay (1):
34
target/arm: Count PMU events when MDCR.SPME is set
30
target/arm: Don't migrate CPUARMState.features
31
32
Daniel Müller (1):
33
target/arm: Correctly initialize MDCR_EL2.HPMN
35
34
36
Edgar E. Iglesias (1):
35
Edgar E. Iglesias (1):
37
hw/arm: versal-virt: Correct the tx/rx GEM clocks
36
hw/arm: versal: Use nr_apu_cpus in favor of hard coding 2
38
37
39
Havard Skinnemoen (14):
38
Hao Wu (1):
40
hw/misc: Add NPCM7xx System Global Control Registers device model
39
hw/arm: Remove GPIO from unimplemented NPCM7XX
41
hw/misc: Add NPCM7xx Clock Controller device model
42
hw/timer: Add NPCM7xx Timer device model
43
hw/arm: Add NPCM730 and NPCM750 SoC models
44
hw/arm: Add two NPCM7xx-based machines
45
roms: Add virtual Boot ROM for NPCM7xx SoCs
46
hw/arm: Load -bios image as a boot ROM for npcm7xx
47
hw/nvram: NPCM7xx OTP device model
48
hw/mem: Stubbed out NPCM7xx Memory Controller model
49
hw/ssi: NPCM7xx Flash Interface Unit device model
50
hw/arm: Wire up BMC boot flash for npcm750-evb and quanta-gsj
51
hw/arm/npcm7xx: add board setup stub for CPU and UART clocks
52
docs/system: Add Nuvoton machine documentation
53
tests/acceptance: console boot tests for quanta-gsj
54
40
55
Peter Maydell (11):
41
Mike Nawrocki (1):
56
hw/timer/armv7m_systick: assert that board code set system_clock_scale
42
target/arm: Fix SCR RES1 handling
57
target/arm: Convert Neon 3-same-fp size field to MO_* in decode
58
target/arm: Convert Neon VCVT fp size field to MO_* in decode
59
target/arm: Convert VCMLA, VCADD size field to MO_* in decode
60
target/arm: Remove KVM support for 32-bit Arm hosts
61
target/arm: Remove no-longer-reachable 32-bit KVM code
62
hw/arm/mps2: New board model mps2-an386
63
hw/arm/mps2: New board model mps2-an500
64
docs/system/arm/mps2.rst: Make board list consistent
65
Deprecate Unicore32 port
66
Deprecate lm32 port
67
43
68
Philippe Mathieu-Daudé (4):
44
Peter Maydell (2):
69
hw/misc/a9scu: Do not allow invalid CPU count
45
arm: Update infocenter.arm.com URLs
70
hw/misc/a9scu: Simplify setting MemoryRegionOps::valid fields
46
accel/tcg: Add URL of clang bug to comment about our workaround
71
hw/misc/a9scu: Simplify setting MemoryRegionOps::impl fields
72
hw/misc/a9scu: Report unimplemented accesses with qemu_log_mask(UNIMP)
73
47
74
Richard Henderson (1):
48
Rebecca Cran (4):
75
decodetree: Improve identifier matching
49
target/arm: Add support for FEAT_DIT, Data Independent Timing
50
target/arm: Support AA32 DIT by moving PSTATE_SS from cpsr into env->pstate
51
target/arm: Set ID_AA64PFR0.DIT and ID_PFR0.DIT to 1 for "max" AA64 CPU
52
target/arm: Set ID_PFR0.DIT to 1 for "max" 32-bit CPU
76
53
77
docs/system/arm/mps2.rst | 20 +-
54
include/hw/dma/pl080.h | 7 ++--
78
docs/system/arm/nuvoton.rst | 92 +++++
55
include/hw/misc/arm_integrator_debug.h | 2 +-
79
docs/system/deprecated.rst | 32 +-
56
include/hw/ssi/pl022.h | 5 ++-
80
docs/system/target-arm.rst | 1 +
57
target/arm/cpu.h | 17 ++++++++
81
configure | 2 +-
58
target/arm/internals.h | 6 +++
82
default-configs/arm-softmmu.mak | 1 +
59
accel/tcg/cpu-exec.c | 25 +++++++++---
83
include/hw/arm/npcm7xx.h | 112 +++++++
60
hw/arm/aspeed_ast2600.c | 2 +-
84
include/hw/mem/npcm7xx_mc.h | 36 ++
61
hw/arm/musca.c | 4 +-
85
include/hw/misc/npcm7xx_clk.h | 48 +++
62
hw/arm/npcm7xx.c | 8 ----
86
include/hw/misc/npcm7xx_gcr.h | 43 +++
63
hw/arm/xlnx-versal.c | 4 +-
87
include/hw/nvram/npcm7xx_otp.h | 79 +++++
64
hw/misc/arm_integrator_debug.c | 2 +-
88
include/hw/ssi/npcm7xx_fiu.h | 73 ++++
65
hw/timer/arm_timer.c | 7 ++--
89
include/hw/timer/npcm7xx_timer.h | 78 +++++
66
target/arm/cpu.c | 4 ++
90
target/arm/kvm-consts.h | 7 -
67
target/arm/cpu64.c | 5 +++
91
target/arm/kvm_arm.h | 6 -
68
target/arm/helper-a64.c | 27 +++++++++++--
92
target/arm/neon-dp.decode | 18 +-
69
target/arm/helper.c | 71 +++++++++++++++++++++++++++-------
93
target/arm/neon-shared.decode | 18 +-
70
target/arm/machine.c | 2 +-
94
tests/decode/succ_ident1.decode | 7 +
71
target/arm/op_helper.c | 9 +----
95
hw/arm/mps2.c | 97 +++++-
72
target/arm/translate-a64.c | 12 ++++++
96
hw/arm/npcm7xx.c | 532 +++++++++++++++++++++++++++++
73
19 files changed, 164 insertions(+), 55 deletions(-)
97
hw/arm/npcm7xx_boards.c | 197 +++++++++++
98
hw/arm/xlnx-versal-virt.c | 2 +-
99
hw/mem/npcm7xx_mc.c | 84 +++++
100
hw/misc/a9scu.c | 59 ++--
101
hw/misc/npcm7xx_clk.c | 266 +++++++++++++++
102
hw/misc/npcm7xx_gcr.c | 269 +++++++++++++++
103
hw/nvram/npcm7xx_otp.c | 440 ++++++++++++++++++++++++
104
hw/ssi/npcm7xx_fiu.c | 572 +++++++++++++++++++++++++++++++
105
hw/timer/armv7m_systick.c | 8 +
106
hw/timer/npcm7xx_timer.c | 543 ++++++++++++++++++++++++++++++
107
target/arm/cpu.c | 101 +++---
108
target/arm/helper.c | 2 +-
109
target/arm/kvm.c | 7 -
110
target/arm/kvm32.c | 595 ---------------------------------
111
.gitmodules | 3 +
112
MAINTAINERS | 10 +
113
hw/arm/Kconfig | 9 +
114
hw/arm/meson.build | 1 +
115
hw/mem/meson.build | 1 +
116
hw/misc/meson.build | 4 +
117
hw/misc/trace-events | 8 +
118
hw/nvram/meson.build | 1 +
119
hw/ssi/meson.build | 1 +
120
hw/ssi/trace-events | 11 +
121
hw/timer/meson.build | 1 +
122
hw/timer/trace-events | 5 +
123
pc-bios/README | 6 +
124
pc-bios/meson.build | 1 +
125
pc-bios/npcm7xx_bootrom.bin | Bin 0 -> 768 bytes
126
roms/Makefile | 7 +
127
roms/vbootrom | 1 +
128
scripts/decodetree.py | 46 ++-
129
target/arm/meson.build | 5 +-
130
target/arm/translate-neon.c.inc | 42 ++-
131
tests/acceptance/boot_linux_console.py | 83 +++++
132
55 files changed, 3910 insertions(+), 783 deletions(-)
133
create mode 100644 docs/system/arm/nuvoton.rst
134
create mode 100644 include/hw/arm/npcm7xx.h
135
create mode 100644 include/hw/mem/npcm7xx_mc.h
136
create mode 100644 include/hw/misc/npcm7xx_clk.h
137
create mode 100644 include/hw/misc/npcm7xx_gcr.h
138
create mode 100644 include/hw/nvram/npcm7xx_otp.h
139
create mode 100644 include/hw/ssi/npcm7xx_fiu.h
140
create mode 100644 include/hw/timer/npcm7xx_timer.h
141
create mode 100644 tests/decode/succ_ident1.decode
142
create mode 100644 hw/arm/npcm7xx.c
143
create mode 100644 hw/arm/npcm7xx_boards.c
144
create mode 100644 hw/mem/npcm7xx_mc.c
145
create mode 100644 hw/misc/npcm7xx_clk.c
146
create mode 100644 hw/misc/npcm7xx_gcr.c
147
create mode 100644 hw/nvram/npcm7xx_otp.c
148
create mode 100644 hw/ssi/npcm7xx_fiu.c
149
create mode 100644 hw/timer/npcm7xx_timer.c
150
delete mode 100644 target/arm/kvm32.c
151
create mode 100644 pc-bios/npcm7xx_bootrom.bin
152
create mode 160000 roms/vbootrom
153
74
diff view generated by jsdifflib

Patchew 2.1-devel-b67e4c2

© 2016 - 2025 Red Hat, Inc.