[v3] Refine Second-Level Paging Entries reserved fields checking

[PATCH v3 0/2] Refine Second-Level Paging Entries reserved fields checking

yadong.qi@intel.com posted 2 patches 5 years, 11 months ago

Diff against v3
Download series mbox

Test asan passed

Test checkpatch passed

Test FreeBSD passed

Test docker-mingw@fedora passed

Test docker-clang@ubuntu passed

Test docker-quick@centos7 passed

Patches applied successfully (tree, apply log)
git fetch https://github.com/patchew-project/qemu tags/patchew/20191125003321.5669-1-yadong.qi@intel.com

Maintainers: Paolo Bonzini <pbonzini@redhat.com>, Richard Henderson <rth@twiddle.net>, Marcel Apfelbaum <marcel.apfelbaum@gmail.com>, "Michael S. Tsirkin" <mst@redhat.com>, Eduardo Habkost <ehabkost@redhat.com>

hw/i386/intel_iommu.c          | 40 +++++++++++++++++++---------------
hw/i386/intel_iommu_internal.h | 18 +++++++++------
2 files changed, 34 insertions(+), 24 deletions(-)

Expand all Fold all

[PATCH v3 0/2] Refine Second-Level Paging Entries reserved fields checking

Posted by yadong.qi@intel.com 5 years, 11 months ago

From: "Qi, Yadong" <yadong.qi@intel.com>

The following patches are to refine/fix issues of reserved fields checking logic
of Second-Level Paging Entries of VT-d:
- split the resevred fields arrays into two ones,
- large page only effect for L2(2M) and L3(1G), so remove
  checking of L1 and L4 for large page,
- when dt is supported, TM filed should not be Reserved(0).

Changes in v3:
- large page only effect for L2(2M) and L3(1G), so remove
  checking of L1 and L4 for large page

Qi, Yadong (2):
  intel_iommu: refine SL-PEs reserved fields checking
  intel_iommu: TM field should not be in reserved bits

 hw/i386/intel_iommu.c          | 40 +++++++++++++++++++---------------
 hw/i386/intel_iommu_internal.h | 18 +++++++++------
 2 files changed, 34 insertions(+), 24 deletions(-)

-- 
2.17.1

Re: [PATCH v3 0/2] Refine Second-Level Paging Entries reserved fields checking

Posted by Peter Xu 5 years, 11 months ago

On Mon, Nov 25, 2019 at 08:33:19AM +0800, yadong.qi@intel.com wrote:
> From: "Qi, Yadong" <yadong.qi@intel.com>
> 
> The following patches are to refine/fix issues of reserved fields checking logic
> of Second-Level Paging Entries of VT-d:
> - split the resevred fields arrays into two ones,
> - large page only effect for L2(2M) and L3(1G), so remove
>   checking of L1 and L4 for large page,
> - when dt is supported, TM filed should not be Reserved(0).
> 
> Changes in v3:
> - large page only effect for L2(2M) and L3(1G), so remove
>   checking of L1 and L4 for large page

Reviewed-by: Peter Xu <peterx@redhat.com>

Thanks,

-- 
Peter Xu