[Qemu-devel] [PATCH v6 00/11] Mips maintenance and misc fixes and improvements

Stefan Markovic posted 11 patches 5 years, 9 months ago
Patches applied successfully (tree, apply log)
git fetch https://github.com/patchew-project/qemu tags/patchew/1532004727-13778-1-git-send-email-stefan.markovic@rt-rk.com
Test checkpatch passed
Test docker-mingw@fedora passed
Test docker-quick@centos7 passed
There is a newer version of this series
.mailmap                       |   7 +-
MAINTAINERS                    |   9 +-
include/elf.h                  |  24 +++-
linux-user/mips/syscall_nr.h   |   7 ++
linux-user/mips64/syscall_nr.h |  14 +++
linux-user/strace.c            |  14 ++-
linux-user/syscall.c           |  25 ++++
target/mips/cpu.h              | 158 +++++++++++++----------
target/mips/helper.c           |   4 +-
target/mips/machine.c          |   5 +-
target/mips/msa_helper.c       |   4 +-
target/mips/op_helper.c        |  12 +-
target/mips/translate.c        | 279 +++++++++++++++++++++++++++++++++--------
13 files changed, 423 insertions(+), 139 deletions(-)
[Qemu-devel] [PATCH v6 00/11] Mips maintenance and misc fixes and improvements
Posted by Stefan Markovic 5 years, 9 months ago
From: Aleksandar Markovic <amarkovic@wavecomp.com>

v5->v6:

  - patch on updating CP0 register bit definitions expanded to include
    Config2, Config3, and Config4 registers   
  - added 4 patches:
      - elf: Remove duplicate preprocessor constant definition
      - elf: Add ELF flags for MIPS machine variants
      - linux-user: Update MIPS syscall numbers up to kernel 4.18
      - linux-user: Add availability control to some syscalls

v4->v5:

  - patch 5 (Add CP0 BadInstrX) corrected to work for both 32-bit and
    64-bit targets, and using correct tcg function
  - patch 7 (Amend CP0 WatchHi) was removed from the series until it
    is reimplemented in a better way

v3->v4:

  - accepted suggestion on better format of bit definitions in patch 3
  - fixed build errors caused by a mistake in patch 4
  - removed spurious comments in patch 4
  - added setting lower 16 bits to 0 in patch 5
  - used proper email address for a reviewer in patch 7 commit message

v2->v3:

  - replaced invalid @imgtec.com and @mips.com in "From:",,
    "Signed-off-by:", "Reviewed-by:" lines with the most current
    email addresses for a particular person
  - fixed build errors that appeared because of a mistake during
    integration

v1->v2:

  - fixed recipient's email addresses

Maintenance issues, fixes, and improvements collected during recent
development. Some of them are related to the upcoming nanoMIPS changes.

Aleksandar Markovic (7):
  target/mips: Update maintainer's email addresses
  target/mips: Workaround for checkpatch.pl hanging on msa_helper.c
  target/mips: Update some CP0 registers bit definitions
  target/mips: Avoid case statements formulated by ranges
  elf: Remove duplicate preprocessor constant definition
  elf: Add ELF flags for MIPS machine variants
  linux-user: Update MIPS syscall numbers up to kernel 4.18 headers

Aleksandar Rikalo (1):
  linux-user: Add availability control to some syscalls

Stefan Markovic (1):
  target/mips: Add CP0 BadInstrX register

Yongbok Kim (2):
  target/mips: Don't update BadVAddr register in Debug Mode
  target/mips: Check ELPA flag only in some cases of MFHC0 and MTHC0

 .mailmap                       |   7 +-
 MAINTAINERS                    |   9 +-
 include/elf.h                  |  24 +++-
 linux-user/mips/syscall_nr.h   |   7 ++
 linux-user/mips64/syscall_nr.h |  14 +++
 linux-user/strace.c            |  14 ++-
 linux-user/syscall.c           |  25 ++++
 target/mips/cpu.h              | 158 +++++++++++++----------
 target/mips/helper.c           |   4 +-
 target/mips/machine.c          |   5 +-
 target/mips/msa_helper.c       |   4 +-
 target/mips/op_helper.c        |  12 +-
 target/mips/translate.c        | 279 +++++++++++++++++++++++++++++++++--------
 13 files changed, 423 insertions(+), 139 deletions(-)

-- 
2.7.4