Series comparison

-[PATCH v4 0/6] imx8mp: add support for the IMX AIPSTZ bridge
+[PATCH v5 0/6] imx8mp: add support for the IMX AIPSTZ bridge
 ...
 should provide better management of the device dependencies.
 [1]: https://lore.kernel.org/linux-arm-kernel/20241119130726.2761726-1-daniel.baluta@nxp.com/
 ---
+Changes in v5:
+* merge imx-aipstz.h into imx8mp-aipstz.h. imx-aipstz.h is
+currently only used in the DTS so it can't be added as a binding.
+* place 'ranges' property just after 'reg' in the binding DT example
+as Frank suggested.
+* use the  (1 << x) notation for the configuration bits. Previously,
+hex values were used which didn't make it very clear that the
+configuration options are bits.
+* shorten the description of the bridge's AC cells.
+* shorten the message of the commit introducing the bridge's binding.
+* pick up some more R-b's on patches that remained untouched since V4.
+* link to v4: https://lore.kernel.org/lkml/20250401154404.45932-1-laurentiumihalcea111@gmail.com/
 Changes in v4:
 * AIPS5 node now only contains a single memory region: that of the AC
 (just like in V2). 'reg-names' property is dropped.
 * AIPS5 node now uses 'ranges' property to restrict the size of the bus
 (1:1 mapping)
 * change the number of AC cells from 0 to 3
 * add binding headers
 * link to v3: https://lore.kernel.org/lkml/20250324162556.30972-1-laurentiumihalcea111@gmail.com/
 Changes in v3:
 * make '#address-cells' and '#size-cells' constants and equal to 1 in the
 binding. The bus is 32-bit.
 * add child node in the example DT snippet.
 * the 'aips5' DT node now contains 2 memory regions: that of the
 peripherals accessible via this bridge and that of the access controller.
 * link to v2: https://lore.kernel.org/lkml/20250226165314.34205-1-laurentiumihalcea111@gmail.com/
 ...
 comment, AIPSTZ is not a "simple-bus".
 * link to v1: https://lore.kernel.org/lkml/20250221191909.31874-1-laurentiumihalcea111@gmail.com/
 ---
 Laurentiu Mihalcea (6):
-  dt-bindings: bus: add documentation for the IMX AIPSTZ bridge
+  dt-bindings: bus: document the IMX AIPSTZ bridge
   dt-bindings: dsp: fsl,dsp: document 'access-controllers' property
   bus: add driver for IMX AIPSTZ bridge
   arm64: dts: imx8mp: convert 'aips5' to 'aipstz5'
-  arm64: dts: imx8mp: add aipstz master ID definitions
+  arm64: dts: imx8mp: add aipstz-related definitions
   arm64: dts: imx8mp: make 'dsp' node depend on 'aips5'
  .../bindings/bus/fsl,imx8mp-aipstz.yaml       | 104 ++++++++++++++++++
  .../devicetree/bindings/dsp/fsl,dsp.yaml      |   3 +
- arch/arm64/boot/dts/freescale/imx8mp-aipstz.h |  25 +++++
+ arch/arm64/boot/dts/freescale/imx8mp-aipstz.h |  39 +++++++
  arch/arm64/boot/dts/freescale/imx8mp.dtsi     |  12 +-
  drivers/bus/Kconfig                           |   6 +
  drivers/bus/Makefile                          |   1 +
  drivers/bus/imx-aipstz.c                      |  92 ++++++++++++++++
- include/dt-bindings/bus/imx-aipstz.h          |  25 +++++
+files changed, 253 insertions(+), 4 deletions(-)
 files changed, 264 insertions(+), 4 deletions(-)
  create mode 100644 Documentation/devicetree/bindings/bus/fsl,imx8mp-aipstz.yaml
  create mode 100644 arch/arm64/boot/dts/freescale/imx8mp-aipstz.h
  create mode 100644 drivers/bus/imx-aipstz.c
- create mode 100644 include/dt-bindings/bus/imx-aipstz.h
 --
 .34.1

-[PATCH v4 1/6] dt-bindings: bus: add documentation for the IMX AIPSTZ bridge
+[PATCH v5 1/6] dt-bindings: bus: document the IMX AIPSTZ bridge
 ...
 Co-developed-by: Daniel Baluta <daniel.baluta@nxp.com>
 Signed-off-by: Daniel Baluta <daniel.baluta@nxp.com>
 Signed-off-by: Laurentiu Mihalcea <laurentiu.mihalcea@nxp.com>
 ---
  .../bindings/bus/fsl,imx8mp-aipstz.yaml       | 104 ++++++++++++++++++
- include/dt-bindings/bus/imx-aipstz.h          |  25 +++++
+file changed, 104 insertions(+)
 files changed, 129 insertions(+)
  create mode 100644 Documentation/devicetree/bindings/bus/fsl,imx8mp-aipstz.yaml
- create mode 100644 include/dt-bindings/bus/imx-aipstz.h
 diff --git a/Documentation/devicetree/bindings/bus/fsl,imx8mp-aipstz.yaml b/Documentation/devicetree/bindings/bus/fsl,imx8mp-aipstz.yaml
 new file mode 100644
 index XXXXXXX..XXXXXXX
 --- /dev/null
 ...
 +    const: 1
 +
 +  "#access-controller-cells":
 +    const: 3
 +    description:
-+      The first cell consists of the consumer type (master or peripheral).
++      First cell - consumer type (master or peripheral)
-+      The second cell consists of the consumer ID.
++      Second cell - consumer ID
-+      The third cell consists of the configuration value.
++      Third cell - configuration value
 +
 +  ranges: true
 +
 +# borrowed from simple-bus.yaml, no additional requirements for children
 +patternProperties:
 ...
 +    #include <dt-bindings/interrupt-controller/arm-gic.h>
 +
 +    bus@30df0000 {
 +        compatible = "fsl,imx8mp-aipstz";
 +        reg = <0x30df0000 0x10000>;
++        ranges = <0x30c00000 0x30c00000 0x400000>;
 +        power-domains = <&pgc_audio>;
 +        #address-cells = <1>;
 +        #size-cells = <1>;
 +        #access-controller-cells = <3>;
-+        ranges = <0x30c00000 0x30c00000 0x400000>;
 +
 +        dma-controller@30e00000 {
 +            compatible = "fsl,imx8mp-sdma", "fsl,imx8mq-sdma";
 +            reg = <0x30e00000 0x10000>;
 +            #dma-cells = <3>;
 ...
 +            clock-names = "ipg", "ahb";
 +            interrupts = <GIC_SPI 34 IRQ_TYPE_LEVEL_HIGH>;
 +            fsl,sdma-ram-script-name = "imx/sdma/sdma-imx7d.bin";
 +        };
 +    };
-diff --git a/include/dt-bindings/bus/imx-aipstz.h b/include/dt-bindings/bus/imx-aipstz.h
-new file mode 100644
-index XXXXXXX..XXXXXXX
---- /dev/null
-+++ b/include/dt-bindings/bus/imx-aipstz.h
-@@ -XXX,XX +XXX,XX @@
-+/* SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause) */
-+/*
-+ * Copyright 2025 NXP
-+ */
-+
-+#ifndef _DT_BINDINGS_BUS_IMX_AIPSTZ_H
-+#define _DT_BINDINGS_BUS_IMX_AIPSTZ_H
-+
-+/* consumer type - master or peripheral */
-+#define IMX_AIPSTZ_MASTER 0x0
-+#define IMX_AIPSTZ_PERIPH 0x1
-+
-+/* master configuration options */
-+#define IMX_AIPSTZ_MPL 0x1
-+#define IMX_AIPSTZ_MTW 0x2
-+#define IMX_AIPSTZ_MTR 0x4
-+#define IMX_AIPSTZ_MBW 0x8
-+
-+/* peripheral configuration options */
-+#define IMX_AIPSTZ_TP 0x1
-+#define IMX_AIPSTZ_WP 0x2
-+#define IMX_AIPSTZ_SP 0x4
-+#define IMX_AIPSTZ_BW 0x8
-+
-+#endif /* _DT_BINDINGS_BUS_IMX_AIPSTZ_H */
 --
 .34.1

-[PATCH v4 2/6] dt-bindings: dsp: fsl,dsp: document 'access-controllers' property
+[PATCH v5 2/6] dt-bindings: dsp: fsl,dsp: document 'access-controllers' property
 From: Laurentiu Mihalcea <laurentiu.mihalcea@nxp.com>
 Some DSP instances may have their access to certain peripherals
 conditioned by a bus access controller such as the one from the
 AIPSTZ bridge.
 Add the optional 'access-controllers' property, which may be used
 in such cases.
 Signed-off-by: Laurentiu Mihalcea <laurentiu.mihalcea@nxp.com>
 Reviewed-by: Frank Li <Frank.Li@nxp.com>
 Acked-by: Rob Herring (Arm) <robh@kernel.org>
 ---
  Documentation/devicetree/bindings/dsp/fsl,dsp.yaml | 3 +++
 file changed, 3 insertions(+)
 diff --git a/Documentation/devicetree/bindings/dsp/fsl,dsp.yaml b/Documentation/devicetree/bindings/dsp/fsl,dsp.yaml
 index XXXXXXX..XXXXXXX 100644
 --- a/Documentation/devicetree/bindings/dsp/fsl,dsp.yaml
 +++ b/Documentation/devicetree/bindings/dsp/fsl,dsp.yaml
 @@ -XXX,XX +XXX,XX @@ properties:
        - const: runstall
        - const: softreset
 +  access-controllers:
 +    maxItems: 1
 +
  required:
    - compatible
    - reg
 --
 .34.1

-[PATCH v4 3/6] bus: add driver for IMX AIPSTZ bridge
+[PATCH v5 3/6] bus: add driver for IMX AIPSTZ bridge
 From: Laurentiu Mihalcea <laurentiu.mihalcea@nxp.com>
 The secure AHB to IP Slave (AIPSTZ) bus bridge provides access control
 configurations meant to restrict access to certain peripherals.
 Some of the configurations include:
 ) Marking masters as trusted for R/W. Based on this
     (and the configuration of the accessed peripheral), the bridge
     may choose to abort the R/W transactions issued by certain
     masters.
 ) Allowing/disallowing write accesses to peripherals.
 Add driver for this IP. Since there's currently no framework for
 access controllers (and since there's currently no need for having
 flexibility w.r.t the configurations) all this driver does is it
 applies a relaxed, "default" configuration, in which all masters
 are trusted for R/W.
 Note that some instances of this IP (e.g: AIPSTZ5 on i.MX8MP) may be tied
 to a power domain and may lose their configuration when the domain is
 powered off. This is why the configuration has to be restored when the
 domain is powered on.
 Co-developed-by: Daniel Baluta <daniel.baluta@nxp.com>
 Signed-off-by: Daniel Baluta <daniel.baluta@nxp.com>
 Signed-off-by: Laurentiu Mihalcea <laurentiu.mihalcea@nxp.com>
 ---
  drivers/bus/Kconfig      |  6 +++
  drivers/bus/Makefile     |  1 +
  drivers/bus/imx-aipstz.c | 92 ++++++++++++++++++++++++++++++++++++++++
 files changed, 99 insertions(+)
  create mode 100644 drivers/bus/imx-aipstz.c
 diff --git a/drivers/bus/Kconfig b/drivers/bus/Kconfig
 index XXXXXXX..XXXXXXX 100644
 --- a/drivers/bus/Kconfig
 +++ b/drivers/bus/Kconfig
 @@ -XXX,XX +XXX,XX @@ config HISILICON_LPC
        Driver to enable I/O access to devices attached to the Low Pin
        Count bus on the HiSilicon Hip06/7 SoC.
 +config IMX_AIPSTZ
 +    tristate "Support for IMX Secure AHB to IP Slave bus (AIPSTZ) bridge"
 +    depends on ARCH_MXC
 +    help
 +      Enable support for IMX AIPSTZ bridge.
 +
  config IMX_WEIM
      bool "Freescale EIM DRIVER"
      depends on ARCH_MXC || COMPILE_TEST
 diff --git a/drivers/bus/Makefile b/drivers/bus/Makefile
 index XXXXXXX..XXXXXXX 100644
 --- a/drivers/bus/Makefile
 +++ b/drivers/bus/Makefile
 @@ -XXX,XX +XXX,XX @@ obj-$(CONFIG_FSL_MC_BUS)    += fsl-mc/
  obj-$(CONFIG_BT1_APB)        += bt1-apb.o
  obj-$(CONFIG_BT1_AXI)        += bt1-axi.o
 +obj-$(CONFIG_IMX_AIPSTZ)    += imx-aipstz.o
  obj-$(CONFIG_IMX_WEIM)        += imx-weim.o
  obj-$(CONFIG_INTEL_IXP4XX_EB)    += intel-ixp4xx-eb.o
  obj-$(CONFIG_MIPS_CDMM)        += mips_cdmm.o
 diff --git a/drivers/bus/imx-aipstz.c b/drivers/bus/imx-aipstz.c
 new file mode 100644
 index XXXXXXX..XXXXXXX
 --- /dev/null
 +++ b/drivers/bus/imx-aipstz.c
 @@ -XXX,XX +XXX,XX @@
 +// SPDX-License-Identifier: GPL-2.0
 +/*
 + * Copyright 2025 NXP
 + */
 +
 +#include <linux/module.h>
 +#include <linux/of.h>
 +#include <linux/of_platform.h>
 +#include <linux/platform_device.h>
 +#include <linux/pm_runtime.h>
 +#include <linux/regmap.h>
 +
 +#define IMX_AIPSTZ_MPR0 0x0
 +
 +struct imx_aipstz_config {
 +    u32 mpr0;
 +};
 +
 +static void imx_aipstz_apply_default(void __iomem *base,
 +                     const struct imx_aipstz_config *default_cfg)
 +{
 +    writel(default_cfg->mpr0, base + IMX_AIPSTZ_MPR0);
 +}
 +
 +static int imx_aipstz_probe(struct platform_device *pdev)
 +{
 +    const struct imx_aipstz_config *default_cfg;
 +    void __iomem *base;
 +
 +    base = devm_platform_get_and_ioremap_resource(pdev, 0, NULL);
 +    if (IS_ERR(base))
 +        return dev_err_probe(&pdev->dev, -ENOMEM,
 +                     "failed to get/ioremap AC memory\n");
 +
 +    default_cfg = of_device_get_match_data(&pdev->dev);
 +
 +    imx_aipstz_apply_default(base, default_cfg);
 +
 +    dev_set_drvdata(&pdev->dev, base);
 +
 +    pm_runtime_set_active(&pdev->dev);
 +    devm_pm_runtime_enable(&pdev->dev);
 +
 +    return devm_of_platform_populate(&pdev->dev);
 +}
 +
 +static int imx_aipstz_runtime_resume(struct device *dev)
 +{
 +    const struct imx_aipstz_config *default_cfg;
 +    void __iomem *base;
 +
 +    base = dev_get_drvdata(dev);
 +    default_cfg = of_device_get_match_data(dev);
 +
 +    /* restore potentially lost configuration during domain power-off */
 +    imx_aipstz_apply_default(base, default_cfg);
 +
 +    return 0;
 +}
 +
 +static const struct dev_pm_ops imx_aipstz_pm_ops = {
 +    RUNTIME_PM_OPS(NULL, imx_aipstz_runtime_resume, NULL)
 +    SYSTEM_SLEEP_PM_OPS(pm_runtime_force_suspend, pm_runtime_force_resume)
 +};
 +
 +/*
 + * following configuration is equivalent to:
 + *    masters 0-7 => trusted for R/W + use AHB's HPROT[1] to det. privilege
 + */
 +static const struct imx_aipstz_config imx8mp_aipstz_default_cfg = {
 +    .mpr0 = 0x77777777,
 +};
 +
 +static const struct of_device_id imx_aipstz_of_ids[] = {
 +    { .compatible = "fsl,imx8mp-aipstz", .data = &imx8mp_aipstz_default_cfg },
 +    { }
 +};
 +MODULE_DEVICE_TABLE(of, imx_aipstz_of_ids);
 +
 +static struct platform_driver imx_aipstz_of_driver = {
 +    .probe = imx_aipstz_probe,
 +    .driver = {
 +        .name = "imx-aipstz",
 +        .of_match_table = imx_aipstz_of_ids,
 +        .pm = pm_ptr(&imx_aipstz_pm_ops),
 +    },
 +};
 +module_platform_driver(imx_aipstz_of_driver);
 +
 +MODULE_LICENSE("GPL");
 +MODULE_DESCRIPTION("IMX secure AHB to IP Slave bus (AIPSTZ) bridge driver");
 +MODULE_AUTHOR("Laurentiu Mihalcea <laurentiu.mihalcea@nxp.com>");
 --
 .34.1

-[PATCH v4 4/6] arm64: dts: imx8mp: convert 'aips5' to 'aipstz5'
+[PATCH v5 4/6] arm64: dts: imx8mp: convert 'aips5' to 'aipstz5'
 ...
 which this node is referenced.
 Co-developed-by: Daniel Baluta <daniel.baluta@nxp.com>
 Signed-off-by: Daniel Baluta <daniel.baluta@nxp.com>
 Signed-off-by: Laurentiu Mihalcea <laurentiu.mihalcea@nxp.com>
+Reviewed-by: Frank Li <Frank.Li@nxp.com>
 ---
  arch/arm64/boot/dts/freescale/imx8mp.dtsi | 10 ++++++----
 file changed, 6 insertions(+), 4 deletions(-)
 diff --git a/arch/arm64/boot/dts/freescale/imx8mp.dtsi b/arch/arm64/boot/dts/freescale/imx8mp.dtsi
 ...

-[PATCH v4 5/6] arm64: dts: imx8mp: add aipstz master ID definitions
+[PATCH v5 5/6] arm64: dts: imx8mp: add aipstz-related definitions
 From: Laurentiu Mihalcea <laurentiu.mihalcea@nxp.com>
-Add header file with master ID definitions for i.MX8MP's AIPSTZ.
+Add header file with AIPSTZ-related definitions: consumer types,
 master/peripheral configuration bits, and master ID definitions.
 Signed-off-by: Laurentiu Mihalcea <laurentiu.mihalcea@nxp.com>
 ---
- arch/arm64/boot/dts/freescale/imx8mp-aipstz.h | 25 +++++++++++++++++++
+ arch/arm64/boot/dts/freescale/imx8mp-aipstz.h | 39 +++++++++++++++++++
  arch/arm64/boot/dts/freescale/imx8mp.dtsi     |  1 +
-files changed, 26 insertions(+)
+files changed, 40 insertions(+)
  create mode 100644 arch/arm64/boot/dts/freescale/imx8mp-aipstz.h
 diff --git a/arch/arm64/boot/dts/freescale/imx8mp-aipstz.h b/arch/arm64/boot/dts/freescale/imx8mp-aipstz.h
 new file mode 100644
 index XXXXXXX..XXXXXXX
 ...
 + */
 +
 +#ifndef __IMX8MP_AIPSTZ_H
 +#define __IMX8MP_AIPSTZ_H
 +
-+#include <dt-bindings/bus/imx-aipstz.h>
++/* consumer type - master or peripheral */
 +#define IMX8MP_AIPSTZ_MASTER 0x0
 +#define IMX8MP_AIPSTZ_PERIPH 0x1
 +
 +/* master configuration options */
 +#define IMX8MP_AIPSTZ_MPL (1 << 0)
 +#define IMX8MP_AIPSTZ_MTW (1 << 1)
 +#define IMX8MP_AIPSTZ_MTR (1 << 2)
 +#define IMX8MP_AIPSTZ_MBW (1 << 3)
 +
 +/* peripheral configuration options */
 +#define IMX8MP_AIPSTZ_TP (1 << 0)
 +#define IMX8MP_AIPSTZ_WP (1 << 1)
 +#define IMX8MP_AIPSTZ_SP (1 << 2)
 +#define IMX8MP_AIPSTZ_BW (1 << 3)
 +
 +/* master ID definitions */
 +#define IMX8MP_AIPSTZ_EDMA 0 /* AUDIOMIX EDMA */
 +#define IMX8MP_AIPSTZ_CA53 1 /* Cortex-A53 cluster */
 +#define IMX8MP_AIPSTZ_SDMA2 3 /* AUDIOMIX SDMA2 */
 +#define IMX8MP_AIPSTZ_SDMA3 3 /* AUDIOMIX SDMA3 */
 +#define IMX8MP_AIPSTZ_HIFI4 5 /* HIFI4 DSP */
 +#define IMX8MP_AIPSTZ_CM7 6 /* Cortex-M7 */
 +
 +/* helper macros */
-+#define IMX8MP_AIPSTZ_HIFI4_T_RW_PL                \
++#define IMX8MP_AIPSTZ_HIFI4_T_RW_PL                    \
-+    IMX_AIPSTZ_MASTER                    \
++    IMX8MP_AIPSTZ_MASTER                        \
-+    IMX8MP_AIPSTZ_HIFI4                    \
++    IMX8MP_AIPSTZ_HIFI4                        \
-+    (IMX_AIPSTZ_MPL | IMX_AIPSTZ_MTW | IMX_AIPSTZ_MTR)
++    (IMX8MP_AIPSTZ_MPL | IMX8MP_AIPSTZ_MTW | IMX8MP_AIPSTZ_MTR)
 +
 +#endif /* __IMX8MP_AIPSTZ_H */
 diff --git a/arch/arm64/boot/dts/freescale/imx8mp.dtsi b/arch/arm64/boot/dts/freescale/imx8mp.dtsi
 index XXXXXXX..XXXXXXX 100644
 --- a/arch/arm64/boot/dts/freescale/imx8mp.dtsi
 ...

-[PATCH v4 6/6] arm64: dts: imx8mp: make 'dsp' node depend on 'aips5'
+[PATCH v5 6/6] arm64: dts: imx8mp: make 'dsp' node depend on 'aips5'
 ...
 registers of the bridge have to be configured before the DSP is started.
 Enforce a dependency on AIPSTZ5 by adding the 'access-controllers'
 property to the 'dsp' node.
 Signed-off-by: Laurentiu Mihalcea <laurentiu.mihalcea@nxp.com>
+Reviewed-by: Frank Li <Frank.Li@nxp.com>
 ---
  arch/arm64/boot/dts/freescale/imx8mp.dtsi | 1 +
 file changed, 1 insertion(+)
 diff --git a/arch/arm64/boot/dts/freescale/imx8mp.dtsi b/arch/arm64/boot/dts/freescale/imx8mp.dtsi
 ...

From: Laurentiu Mihalcea <laurentiu.mihalcea@nxp.com>

The AIPSTZ bridge offers some security-related configurations which can
be used to restrict master access to certain peripherals on the bridge.

Normally, this could be done from a secure environment such as ATF before
Linux boots but the configuration of AIPSTZ5 is lost each time the power
domain is powered off and then powered on. Because of this, it has to be
configured each time the power domain is turned on and before any master
tries to access the peripherals (e.g: AP, CM7, DSP, on i.MX8MP).

The child-parent relationship between the bridge and its peripherals
should guarantee that the bridge is configured before the AP attempts
to access the IPs.

Other masters should use the 'access-controllers' property to enforce
a dependency between their device and the bridge device (see the DSP,
for example).

The initial version of the series can be found at [1]. The new version
should provide better management of the device dependencies.

[1]: https://lore.kernel.org/linux-arm-kernel/20241119130726.2761726-1-daniel.baluta@nxp.com/

---
Changes in v4:
* AIPS5 node now only contains a single memory region: that of the AC
(just like in V2). 'reg-names' property is dropped.
* AIPS5 node now uses 'ranges' property to restrict the size of the bus
(1:1 mapping)
* change the number of AC cells from 0 to 3
* add binding headers
* link to v3: https://lore.kernel.org/lkml/20250324162556.30972-1-laurentiumihalcea111@gmail.com/

Changes in v3:
* make '#address-cells' and '#size-cells' constants and equal to 1 in the 
binding. The bus is 32-bit.
* add child node in the example DT snippet.
* the 'aips5' DT node now contains 2 memory regions: that of the
peripherals accessible via this bridge and that of the access controller.
* link to v2: https://lore.kernel.org/lkml/20250226165314.34205-1-laurentiumihalcea111@gmail.com/

Changes in v2:
* adress Frank Li's comments
* pick up some A-b/R-b's
* don't use "simple-bus" as the second compatible. As per Krzysztof's
comment, AIPSTZ is not a "simple-bus".
* link to v1: https://lore.kernel.org/lkml/20250221191909.31874-1-laurentiumihalcea111@gmail.com/
---

Laurentiu Mihalcea (6):
  dt-bindings: bus: add documentation for the IMX AIPSTZ bridge
  dt-bindings: dsp: fsl,dsp: document 'access-controllers' property
  bus: add driver for IMX AIPSTZ bridge
  arm64: dts: imx8mp: convert 'aips5' to 'aipstz5'
  arm64: dts: imx8mp: add aipstz master ID definitions
  arm64: dts: imx8mp: make 'dsp' node depend on 'aips5'

.../bindings/bus/fsl,imx8mp-aipstz.yaml       | 104 ++++++++++++++++++
 .../devicetree/bindings/dsp/fsl,dsp.yaml      |   3 +
 arch/arm64/boot/dts/freescale/imx8mp-aipstz.h |  25 +++++
 arch/arm64/boot/dts/freescale/imx8mp.dtsi     |  12 +-
 drivers/bus/Kconfig                           |   6 +
 drivers/bus/Makefile                          |   1 +
 drivers/bus/imx-aipstz.c                      |  92 ++++++++++++++++
 include/dt-bindings/bus/imx-aipstz.h          |  25 +++++
 8 files changed, 264 insertions(+), 4 deletions(-)
 create mode 100644 Documentation/devicetree/bindings/bus/fsl,imx8mp-aipstz.yaml
 create mode 100644 arch/arm64/boot/dts/freescale/imx8mp-aipstz.h
 create mode 100644 drivers/bus/imx-aipstz.c
 create mode 100644 include/dt-bindings/bus/imx-aipstz.h

-- 
2.34.1

From: Laurentiu Mihalcea <laurentiu.mihalcea@nxp.com>

Add documentation for IMX AIPSTZ bridge.

Co-developed-by: Daniel Baluta <daniel.baluta@nxp.com>
Signed-off-by: Daniel Baluta <daniel.baluta@nxp.com>
Signed-off-by: Laurentiu Mihalcea <laurentiu.mihalcea@nxp.com>
---
 .../bindings/bus/fsl,imx8mp-aipstz.yaml       | 104 ++++++++++++++++++
 include/dt-bindings/bus/imx-aipstz.h          |  25 +++++
 2 files changed, 129 insertions(+)
 create mode 100644 Documentation/devicetree/bindings/bus/fsl,imx8mp-aipstz.yaml
 create mode 100644 include/dt-bindings/bus/imx-aipstz.h

diff --git a/Documentation/devicetree/bindings/bus/fsl,imx8mp-aipstz.yaml b/Documentation/devicetree/bindings/bus/fsl,imx8mp-aipstz.yaml
new file mode 100644
index XXXXXXX..XXXXXXX
--- /dev/null
+++ b/Documentation/devicetree/bindings/bus/fsl,imx8mp-aipstz.yaml
@@ -XXX,XX +XXX,XX @@
+# SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause)
+%YAML 1.2
+---
+$id: http://devicetree.org/schemas/bus/fsl,imx8mp-aipstz.yaml#
+$schema: http://devicetree.org/meta-schemas/core.yaml#
+
+title: Secure AHB to IP Slave bus (AIPSTZ) bridge
+
+description:
+  The secure AIPS bridge (AIPSTZ) acts as a bridge for AHB masters issuing
+  transactions to IP Slave peripherals. Additionally, this module offers access
+  control configurations meant to restrict which peripherals a master can
+  access.
+
+maintainers:
+  - Laurentiu Mihalcea <laurentiu.mihalcea@nxp.com>
+
+properties:
+  compatible:
+    const: fsl,imx8mp-aipstz
+
+  reg:
+    maxItems: 1
+
+  power-domains:
+    maxItems: 1
+
+  "#address-cells":
+    const: 1
+
+  "#size-cells":
+    const: 1
+
+  "#access-controller-cells":
+    const: 3
+    description:
+      The first cell consists of the consumer type (master or peripheral).
+      The second cell consists of the consumer ID.
+      The third cell consists of the configuration value.
+
+  ranges: true
+
+# borrowed from simple-bus.yaml, no additional requirements for children
+patternProperties:
+  "@(0|[1-9a-f][0-9a-f]*)$":
+    type: object
+    additionalProperties: true
+    properties:
+      reg:
+        items:
+          minItems: 2
+          maxItems: 4
+        minItems: 1
+        maxItems: 1024
+      ranges:
+        oneOf:
+          - items:
+              minItems: 3
+              maxItems: 7
+            minItems: 1
+            maxItems: 1024
+          - $ref: /schemas/types.yaml#/definitions/flag
+    anyOf:
+      - required:
+          - reg
+      - required:
+          - ranges
+
+required:
+  - compatible
+  - reg
+  - power-domains
+  - "#address-cells"
+  - "#size-cells"
+  - "#access-controller-cells"
+  - ranges
+
+additionalProperties: false
+
+examples:
+  - |
+    #include <dt-bindings/clock/imx8mp-clock.h>
+    #include <dt-bindings/interrupt-controller/arm-gic.h>
+
+    bus@30df0000 {
+        compatible = "fsl,imx8mp-aipstz";
+        reg = <0x30df0000 0x10000>;
+        power-domains = <&pgc_audio>;
+        #address-cells = <1>;
+        #size-cells = <1>;
+        #access-controller-cells = <3>;
+        ranges = <0x30c00000 0x30c00000 0x400000>;
+
+        dma-controller@30e00000 {
+            compatible = "fsl,imx8mp-sdma", "fsl,imx8mq-sdma";
+            reg = <0x30e00000 0x10000>;
+            #dma-cells = <3>;
+            clocks = <&audio_blk_ctrl IMX8MP_CLK_AUDIOMIX_SDMA3_ROOT>,
+                     <&clk IMX8MP_CLK_AUDIO_ROOT>;
+            clock-names = "ipg", "ahb";
+            interrupts = <GIC_SPI 34 IRQ_TYPE_LEVEL_HIGH>;
+            fsl,sdma-ram-script-name = "imx/sdma/sdma-imx7d.bin";
+        };
+    };
diff --git a/include/dt-bindings/bus/imx-aipstz.h b/include/dt-bindings/bus/imx-aipstz.h
new file mode 100644
index XXXXXXX..XXXXXXX
--- /dev/null
+++ b/include/dt-bindings/bus/imx-aipstz.h
@@ -XXX,XX +XXX,XX @@
+/* SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause) */
+/*
+ * Copyright 2025 NXP
+ */
+
+#ifndef _DT_BINDINGS_BUS_IMX_AIPSTZ_H
+#define _DT_BINDINGS_BUS_IMX_AIPSTZ_H
+
+/* consumer type - master or peripheral */
+#define IMX_AIPSTZ_MASTER 0x0
+#define IMX_AIPSTZ_PERIPH 0x1
+
+/* master configuration options */
+#define IMX_AIPSTZ_MPL 0x1
+#define IMX_AIPSTZ_MTW 0x2
+#define IMX_AIPSTZ_MTR 0x4
+#define IMX_AIPSTZ_MBW 0x8
+
+/* peripheral configuration options */
+#define IMX_AIPSTZ_TP 0x1
+#define IMX_AIPSTZ_WP 0x2
+#define IMX_AIPSTZ_SP 0x4
+#define IMX_AIPSTZ_BW 0x8
+
+#endif /* _DT_BINDINGS_BUS_IMX_AIPSTZ_H */
-- 
2.34.1

From: Laurentiu Mihalcea <laurentiu.mihalcea@nxp.com>

The secure AHB to IP Slave (AIPSTZ) bus bridge provides access control
configurations meant to restrict access to certain peripherals.
Some of the configurations include:

1) Marking masters as trusted for R/W. Based on this
	(and the configuration of the accessed peripheral), the bridge
	may choose to abort the R/W transactions issued by certain
	masters.

2) Allowing/disallowing write accesses to peripherals.

Add driver for this IP. Since there's currently no framework for
access controllers (and since there's currently no need for having
flexibility w.r.t the configurations) all this driver does is it
applies a relaxed, "default" configuration, in which all masters
are trusted for R/W.

Note that some instances of this IP (e.g: AIPSTZ5 on i.MX8MP) may be tied
to a power domain and may lose their configuration when the domain is
powered off. This is why the configuration has to be restored when the
domain is powered on.

Co-developed-by: Daniel Baluta <daniel.baluta@nxp.com>
Signed-off-by: Daniel Baluta <daniel.baluta@nxp.com>
Signed-off-by: Laurentiu Mihalcea <laurentiu.mihalcea@nxp.com>
---
 drivers/bus/Kconfig      |  6 +++
 drivers/bus/Makefile     |  1 +
 drivers/bus/imx-aipstz.c | 92 ++++++++++++++++++++++++++++++++++++++++
 3 files changed, 99 insertions(+)
 create mode 100644 drivers/bus/imx-aipstz.c

diff --git a/drivers/bus/Kconfig b/drivers/bus/Kconfig
index XXXXXXX..XXXXXXX 100644
--- a/drivers/bus/Kconfig
+++ b/drivers/bus/Kconfig
@@ -XXX,XX +XXX,XX @@ config HISILICON_LPC
 	  Driver to enable I/O access to devices attached to the Low Pin
 	  Count bus on the HiSilicon Hip06/7 SoC.
 
+config IMX_AIPSTZ
+	tristate "Support for IMX Secure AHB to IP Slave bus (AIPSTZ) bridge"
+	depends on ARCH_MXC
+	help
+	  Enable support for IMX AIPSTZ bridge.
+
 config IMX_WEIM
 	bool "Freescale EIM DRIVER"
 	depends on ARCH_MXC || COMPILE_TEST
diff --git a/drivers/bus/Makefile b/drivers/bus/Makefile
index XXXXXXX..XXXXXXX 100644
--- a/drivers/bus/Makefile
+++ b/drivers/bus/Makefile
@@ -XXX,XX +XXX,XX @@ obj-$(CONFIG_FSL_MC_BUS)	+= fsl-mc/
 
 obj-$(CONFIG_BT1_APB)		+= bt1-apb.o
 obj-$(CONFIG_BT1_AXI)		+= bt1-axi.o
+obj-$(CONFIG_IMX_AIPSTZ)	+= imx-aipstz.o
 obj-$(CONFIG_IMX_WEIM)		+= imx-weim.o
 obj-$(CONFIG_INTEL_IXP4XX_EB)	+= intel-ixp4xx-eb.o
 obj-$(CONFIG_MIPS_CDMM)		+= mips_cdmm.o
diff --git a/drivers/bus/imx-aipstz.c b/drivers/bus/imx-aipstz.c
new file mode 100644
index XXXXXXX..XXXXXXX
--- /dev/null
+++ b/drivers/bus/imx-aipstz.c
@@ -XXX,XX +XXX,XX @@
+// SPDX-License-Identifier: GPL-2.0
+/*
+ * Copyright 2025 NXP
+ */
+
+#include <linux/module.h>
+#include <linux/of.h>
+#include <linux/of_platform.h>
+#include <linux/platform_device.h>
+#include <linux/pm_runtime.h>
+#include <linux/regmap.h>
+
+#define IMX_AIPSTZ_MPR0 0x0
+
+struct imx_aipstz_config {
+	u32 mpr0;
+};
+
+static void imx_aipstz_apply_default(void __iomem *base,
+				     const struct imx_aipstz_config *default_cfg)
+{
+	writel(default_cfg->mpr0, base + IMX_AIPSTZ_MPR0);
+}
+
+static int imx_aipstz_probe(struct platform_device *pdev)
+{
+	const struct imx_aipstz_config *default_cfg;
+	void __iomem *base;
+
+	base = devm_platform_get_and_ioremap_resource(pdev, 0, NULL);
+	if (IS_ERR(base))
+		return dev_err_probe(&pdev->dev, -ENOMEM,
+				     "failed to get/ioremap AC memory\n");
+
+	default_cfg = of_device_get_match_data(&pdev->dev);
+
+	imx_aipstz_apply_default(base, default_cfg);
+
+	dev_set_drvdata(&pdev->dev, base);
+
+	pm_runtime_set_active(&pdev->dev);
+	devm_pm_runtime_enable(&pdev->dev);
+
+	return devm_of_platform_populate(&pdev->dev);
+}
+
+static int imx_aipstz_runtime_resume(struct device *dev)
+{
+	const struct imx_aipstz_config *default_cfg;
+	void __iomem *base;
+
+	base = dev_get_drvdata(dev);
+	default_cfg = of_device_get_match_data(dev);
+
+	/* restore potentially lost configuration during domain power-off */
+	imx_aipstz_apply_default(base, default_cfg);
+
+	return 0;
+}
+
+static const struct dev_pm_ops imx_aipstz_pm_ops = {
+	RUNTIME_PM_OPS(NULL, imx_aipstz_runtime_resume, NULL)
+	SYSTEM_SLEEP_PM_OPS(pm_runtime_force_suspend, pm_runtime_force_resume)
+};
+
+/*
+ * following configuration is equivalent to:
+ *	masters 0-7 => trusted for R/W + use AHB's HPROT[1] to det. privilege
+ */
+static const struct imx_aipstz_config imx8mp_aipstz_default_cfg = {
+	.mpr0 = 0x77777777,
+};
+
+static const struct of_device_id imx_aipstz_of_ids[] = {
+	{ .compatible = "fsl,imx8mp-aipstz", .data = &imx8mp_aipstz_default_cfg },
+	{ }
+};
+MODULE_DEVICE_TABLE(of, imx_aipstz_of_ids);
+
+static struct platform_driver imx_aipstz_of_driver = {
+	.probe = imx_aipstz_probe,
+	.driver = {
+		.name = "imx-aipstz",
+		.of_match_table = imx_aipstz_of_ids,
+		.pm = pm_ptr(&imx_aipstz_pm_ops),
+	},
+};
+module_platform_driver(imx_aipstz_of_driver);
+
+MODULE_LICENSE("GPL");
+MODULE_DESCRIPTION("IMX secure AHB to IP Slave bus (AIPSTZ) bridge driver");
+MODULE_AUTHOR("Laurentiu Mihalcea <laurentiu.mihalcea@nxp.com>");
-- 
2.34.1

From: Laurentiu Mihalcea <laurentiu.mihalcea@nxp.com>

AIPS5 is actually AIPSTZ5 as it offers some security-related
configurations. Since these configurations need to be applied before
accessing any of the peripherals on the bus, it's better to make AIPSTZ5
be their parent instead of keeping AIPS5 and adding a child node for
AIPSTZ5. Also, because of the security configurations, the address space
of the bus has to be changed to that of the configuration registers.

Finally, since AIPSTZ5 belongs to the AUDIOMIX power domain, add the
missing 'power-domains' property. The domain needs to be powered on before
attempting to configure the security-related registers.

The DT node name is not changed to avoid potential issues with DTs in
which this node is referenced.

diff --git a/arch/arm64/boot/dts/freescale/imx8mp.dtsi b/arch/arm64/boot/dts/freescale/imx8mp.dtsi
index XXXXXXX..XXXXXXX 100644
--- a/arch/arm64/boot/dts/freescale/imx8mp.dtsi
+++ b/arch/arm64/boot/dts/freescale/imx8mp.dtsi
@@ -XXX,XX +XXX,XX @@ eqos: ethernet@30bf0000 {
 			};
 		};
 
-		aips5: bus@30c00000 {
-			compatible = "fsl,aips-bus", "simple-bus";
-			reg = <0x30c00000 0x400000>;
+		aips5: bus@30df0000 {
+			compatible = "fsl,imx8mp-aipstz";
+			reg = <0x30df0000 0x10000>;
+			power-domains = <&pgc_audio>;
 			#address-cells = <1>;
 			#size-cells = <1>;
-			ranges;
+			#access-controller-cells = <3>;
+			ranges = <0x30c00000 0x30c00000 0x400000>;
 
 			spba-bus@30c00000 {
 				compatible = "fsl,spba-bus", "simple-bus";
-- 
2.34.1

From: Laurentiu Mihalcea <laurentiu.mihalcea@nxp.com>

Add header file with master ID definitions for i.MX8MP's AIPSTZ.

Signed-off-by: Laurentiu Mihalcea <laurentiu.mihalcea@nxp.com>
---
 arch/arm64/boot/dts/freescale/imx8mp-aipstz.h | 25 +++++++++++++++++++
 arch/arm64/boot/dts/freescale/imx8mp.dtsi     |  1 +
 2 files changed, 26 insertions(+)
 create mode 100644 arch/arm64/boot/dts/freescale/imx8mp-aipstz.h

diff --git a/arch/arm64/boot/dts/freescale/imx8mp-aipstz.h b/arch/arm64/boot/dts/freescale/imx8mp-aipstz.h
new file mode 100644
index XXXXXXX..XXXXXXX
--- /dev/null
+++ b/arch/arm64/boot/dts/freescale/imx8mp-aipstz.h
@@ -XXX,XX +XXX,XX @@
+/* SPDX-License-Identifier: (GPL-2.0-only OR MIT) */
+/*
+ * Copyright 2025 NXP
+ */
+
+#ifndef __IMX8MP_AIPSTZ_H
+#define __IMX8MP_AIPSTZ_H
+
+#include <dt-bindings/bus/imx-aipstz.h>
+
+/* master ID definitions */
+#define IMX8MP_AIPSTZ_EDMA 0 /* AUDIOMIX EDMA */
+#define IMX8MP_AIPSTZ_CA53 1 /* Cortex-A53 cluster */
+#define IMX8MP_AIPSTZ_SDMA2 3 /* AUDIOMIX SDMA2 */
+#define IMX8MP_AIPSTZ_SDMA3 3 /* AUDIOMIX SDMA3 */
+#define IMX8MP_AIPSTZ_HIFI4 5 /* HIFI4 DSP */
+#define IMX8MP_AIPSTZ_CM7 6 /* Cortex-M7 */
+
+/* helper macros */
+#define IMX8MP_AIPSTZ_HIFI4_T_RW_PL				\
+	IMX_AIPSTZ_MASTER					\
+	IMX8MP_AIPSTZ_HIFI4					\
+	(IMX_AIPSTZ_MPL | IMX_AIPSTZ_MTW | IMX_AIPSTZ_MTR)
+
+#endif /* __IMX8MP_AIPSTZ_H */
diff --git a/arch/arm64/boot/dts/freescale/imx8mp.dtsi b/arch/arm64/boot/dts/freescale/imx8mp.dtsi
index XXXXXXX..XXXXXXX 100644
--- a/arch/arm64/boot/dts/freescale/imx8mp.dtsi
+++ b/arch/arm64/boot/dts/freescale/imx8mp.dtsi
@@ -XXX,XX +XXX,XX @@
 #include <dt-bindings/interrupt-controller/arm-gic.h>
 #include <dt-bindings/thermal/thermal.h>
 
+#include "imx8mp-aipstz.h"
 #include "imx8mp-pinfunc.h"
 
 / {
-- 
2.34.1

From: Laurentiu Mihalcea <laurentiu.mihalcea@nxp.com>

The AIPSTZ bridge offers some security-related configurations which can
be used to restrict master access to certain peripherals on the bridge.

The child-parent relationship between the bridge and its peripherals
should guarantee that the bridge is configured before the AP attempts
to access the IPs.

Other masters should use the 'access-controllers' property to enforce
a dependency between their device and the bridge device (see the DSP,
for example).

The initial version of the series can be found at [1]. The new version
should provide better management of the device dependencies.

[1]: https://lore.kernel.org/linux-arm-kernel/20241119130726.2761726-1-daniel.baluta@nxp.com/

---
Changes in v5:
* merge imx-aipstz.h into imx8mp-aipstz.h. imx-aipstz.h is
currently only used in the DTS so it can't be added as a binding.
* place 'ranges' property just after 'reg' in the binding DT example
as Frank suggested.
* use the  (1 << x) notation for the configuration bits. Previously,
hex values were used which didn't make it very clear that the
configuration options are bits.
* shorten the description of the bridge's AC cells.
* shorten the message of the commit introducing the bridge's binding.
* pick up some more R-b's on patches that remained untouched since V4.
* link to v4: https://lore.kernel.org/lkml/20250401154404.45932-1-laurentiumihalcea111@gmail.com/

Changes in v4:
* AIPS5 node now only contains a single memory region: that of the AC
(just like in V2). 'reg-names' property is dropped.
* AIPS5 node now uses 'ranges' property to restrict the size of the bus
(1:1 mapping)
* change the number of AC cells from 0 to 3
* add binding headers
* link to v3: https://lore.kernel.org/lkml/20250324162556.30972-1-laurentiumihalcea111@gmail.com/

Changes in v3:
* make '#address-cells' and '#size-cells' constants and equal to 1 in the
binding. The bus is 32-bit.
* add child node in the example DT snippet.
* the 'aips5' DT node now contains 2 memory regions: that of the
peripherals accessible via this bridge and that of the access controller.
* link to v2: https://lore.kernel.org/lkml/20250226165314.34205-1-laurentiumihalcea111@gmail.com/

Laurentiu Mihalcea (6):
  dt-bindings: bus: document the IMX AIPSTZ bridge
  dt-bindings: dsp: fsl,dsp: document 'access-controllers' property
  bus: add driver for IMX AIPSTZ bridge
  arm64: dts: imx8mp: convert 'aips5' to 'aipstz5'
  arm64: dts: imx8mp: add aipstz-related definitions
  arm64: dts: imx8mp: make 'dsp' node depend on 'aips5'

.../bindings/bus/fsl,imx8mp-aipstz.yaml       | 104 ++++++++++++++++++
 .../devicetree/bindings/dsp/fsl,dsp.yaml      |   3 +
 arch/arm64/boot/dts/freescale/imx8mp-aipstz.h |  39 +++++++
 arch/arm64/boot/dts/freescale/imx8mp.dtsi     |  12 +-
 drivers/bus/Kconfig                           |   6 +
 drivers/bus/Makefile                          |   1 +
 drivers/bus/imx-aipstz.c                      |  92 ++++++++++++++++
 7 files changed, 253 insertions(+), 4 deletions(-)
 create mode 100644 Documentation/devicetree/bindings/bus/fsl,imx8mp-aipstz.yaml
 create mode 100644 arch/arm64/boot/dts/freescale/imx8mp-aipstz.h
 create mode 100644 drivers/bus/imx-aipstz.c

-- 
2.34.1

From: Laurentiu Mihalcea <laurentiu.mihalcea@nxp.com>

Add documentation for IMX AIPSTZ bridge.

Co-developed-by: Daniel Baluta <daniel.baluta@nxp.com>
Signed-off-by: Daniel Baluta <daniel.baluta@nxp.com>
Signed-off-by: Laurentiu Mihalcea <laurentiu.mihalcea@nxp.com>
---
 .../bindings/bus/fsl,imx8mp-aipstz.yaml       | 104 ++++++++++++++++++
 1 file changed, 104 insertions(+)
 create mode 100644 Documentation/devicetree/bindings/bus/fsl,imx8mp-aipstz.yaml

diff --git a/Documentation/devicetree/bindings/bus/fsl,imx8mp-aipstz.yaml b/Documentation/devicetree/bindings/bus/fsl,imx8mp-aipstz.yaml
new file mode 100644
index XXXXXXX..XXXXXXX
--- /dev/null
+++ b/Documentation/devicetree/bindings/bus/fsl,imx8mp-aipstz.yaml
@@ -XXX,XX +XXX,XX @@
+# SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause)
+%YAML 1.2
+---
+$id: http://devicetree.org/schemas/bus/fsl,imx8mp-aipstz.yaml#
+$schema: http://devicetree.org/meta-schemas/core.yaml#
+
+title: Secure AHB to IP Slave bus (AIPSTZ) bridge
+
+description:
+  The secure AIPS bridge (AIPSTZ) acts as a bridge for AHB masters issuing
+  transactions to IP Slave peripherals. Additionally, this module offers access
+  control configurations meant to restrict which peripherals a master can
+  access.
+
+maintainers:
+  - Laurentiu Mihalcea <laurentiu.mihalcea@nxp.com>
+
+properties:
+  compatible:
+    const: fsl,imx8mp-aipstz
+
+  reg:
+    maxItems: 1
+
+  power-domains:
+    maxItems: 1
+
+  "#address-cells":
+    const: 1
+
+  "#size-cells":
+    const: 1
+
+  "#access-controller-cells":
+    const: 3
+    description:
+      First cell - consumer type (master or peripheral)
+      Second cell - consumer ID
+      Third cell - configuration value
+
+  ranges: true
+
+# borrowed from simple-bus.yaml, no additional requirements for children
+patternProperties:
+  "@(0|[1-9a-f][0-9a-f]*)$":
+    type: object
+    additionalProperties: true
+    properties:
+      reg:
+        items:
+          minItems: 2
+          maxItems: 4
+        minItems: 1
+        maxItems: 1024
+      ranges:
+        oneOf:
+          - items:
+              minItems: 3
+              maxItems: 7
+            minItems: 1
+            maxItems: 1024
+          - $ref: /schemas/types.yaml#/definitions/flag
+    anyOf:
+      - required:
+          - reg
+      - required:
+          - ranges
+
+required:
+  - compatible
+  - reg
+  - power-domains
+  - "#address-cells"
+  - "#size-cells"
+  - "#access-controller-cells"
+  - ranges
+
+additionalProperties: false
+
+examples:
+  - |
+    #include <dt-bindings/clock/imx8mp-clock.h>
+    #include <dt-bindings/interrupt-controller/arm-gic.h>
+
+    bus@30df0000 {
+        compatible = "fsl,imx8mp-aipstz";
+        reg = <0x30df0000 0x10000>;
+        ranges = <0x30c00000 0x30c00000 0x400000>;
+        power-domains = <&pgc_audio>;
+        #address-cells = <1>;
+        #size-cells = <1>;
+        #access-controller-cells = <3>;
+
+        dma-controller@30e00000 {
+            compatible = "fsl,imx8mp-sdma", "fsl,imx8mq-sdma";
+            reg = <0x30e00000 0x10000>;
+            #dma-cells = <3>;
+            clocks = <&audio_blk_ctrl IMX8MP_CLK_AUDIOMIX_SDMA3_ROOT>,
+                     <&clk IMX8MP_CLK_AUDIO_ROOT>;
+            clock-names = "ipg", "ahb";
+            interrupts = <GIC_SPI 34 IRQ_TYPE_LEVEL_HIGH>;
+            fsl,sdma-ram-script-name = "imx/sdma/sdma-imx7d.bin";
+        };
+    };
-- 
2.34.1

From: Laurentiu Mihalcea <laurentiu.mihalcea@nxp.com>

The secure AHB to IP Slave (AIPSTZ) bus bridge provides access control
configurations meant to restrict access to certain peripherals.
Some of the configurations include:

1) Marking masters as trusted for R/W. Based on this
	(and the configuration of the accessed peripheral), the bridge
	may choose to abort the R/W transactions issued by certain
	masters.

2) Allowing/disallowing write accesses to peripherals.

Co-developed-by: Daniel Baluta <daniel.baluta@nxp.com>
Signed-off-by: Daniel Baluta <daniel.baluta@nxp.com>
Signed-off-by: Laurentiu Mihalcea <laurentiu.mihalcea@nxp.com>
---
 drivers/bus/Kconfig      |  6 +++
 drivers/bus/Makefile     |  1 +
 drivers/bus/imx-aipstz.c | 92 ++++++++++++++++++++++++++++++++++++++++
 3 files changed, 99 insertions(+)
 create mode 100644 drivers/bus/imx-aipstz.c

From: Laurentiu Mihalcea <laurentiu.mihalcea@nxp.com>

Finally, since AIPSTZ5 belongs to the AUDIOMIX power domain, add the
missing 'power-domains' property. The domain needs to be powered on before
attempting to configure the security-related registers.

The DT node name is not changed to avoid potential issues with DTs in
which this node is referenced.

Co-developed-by: Daniel Baluta <daniel.baluta@nxp.com>
Signed-off-by: Daniel Baluta <daniel.baluta@nxp.com>
Signed-off-by: Laurentiu Mihalcea <laurentiu.mihalcea@nxp.com>
Reviewed-by: Frank Li <Frank.Li@nxp.com>
---
 arch/arm64/boot/dts/freescale/imx8mp.dtsi | 10 ++++++----
 1 file changed, 6 insertions(+), 4 deletions(-)

From: Laurentiu Mihalcea <laurentiu.mihalcea@nxp.com>

Add header file with AIPSTZ-related definitions: consumer types,
master/peripheral configuration bits, and master ID definitions.

Signed-off-by: Laurentiu Mihalcea <laurentiu.mihalcea@nxp.com>
---
 arch/arm64/boot/dts/freescale/imx8mp-aipstz.h | 39 +++++++++++++++++++
 arch/arm64/boot/dts/freescale/imx8mp.dtsi     |  1 +
 2 files changed, 40 insertions(+)
 create mode 100644 arch/arm64/boot/dts/freescale/imx8mp-aipstz.h

diff --git a/arch/arm64/boot/dts/freescale/imx8mp-aipstz.h b/arch/arm64/boot/dts/freescale/imx8mp-aipstz.h
new file mode 100644
index XXXXXXX..XXXXXXX
--- /dev/null
+++ b/arch/arm64/boot/dts/freescale/imx8mp-aipstz.h
@@ -XXX,XX +XXX,XX @@
+/* SPDX-License-Identifier: (GPL-2.0-only OR MIT) */
+/*
+ * Copyright 2025 NXP
+ */
+
+#ifndef __IMX8MP_AIPSTZ_H
+#define __IMX8MP_AIPSTZ_H
+
+/* consumer type - master or peripheral */
+#define IMX8MP_AIPSTZ_MASTER 0x0
+#define IMX8MP_AIPSTZ_PERIPH 0x1
+
+/* master configuration options */
+#define IMX8MP_AIPSTZ_MPL (1 << 0)
+#define IMX8MP_AIPSTZ_MTW (1 << 1)
+#define IMX8MP_AIPSTZ_MTR (1 << 2)
+#define IMX8MP_AIPSTZ_MBW (1 << 3)
+
+/* peripheral configuration options */
+#define IMX8MP_AIPSTZ_TP (1 << 0)
+#define IMX8MP_AIPSTZ_WP (1 << 1)
+#define IMX8MP_AIPSTZ_SP (1 << 2)
+#define IMX8MP_AIPSTZ_BW (1 << 3)
+
+/* master ID definitions */
+#define IMX8MP_AIPSTZ_EDMA 0 /* AUDIOMIX EDMA */
+#define IMX8MP_AIPSTZ_CA53 1 /* Cortex-A53 cluster */
+#define IMX8MP_AIPSTZ_SDMA2 3 /* AUDIOMIX SDMA2 */
+#define IMX8MP_AIPSTZ_SDMA3 3 /* AUDIOMIX SDMA3 */
+#define IMX8MP_AIPSTZ_HIFI4 5 /* HIFI4 DSP */
+#define IMX8MP_AIPSTZ_CM7 6 /* Cortex-M7 */
+
+/* helper macros */
+#define IMX8MP_AIPSTZ_HIFI4_T_RW_PL					\
+	IMX8MP_AIPSTZ_MASTER						\
+	IMX8MP_AIPSTZ_HIFI4						\
+	(IMX8MP_AIPSTZ_MPL | IMX8MP_AIPSTZ_MTW | IMX8MP_AIPSTZ_MTR)
+
+#endif /* __IMX8MP_AIPSTZ_H */
diff --git a/arch/arm64/boot/dts/freescale/imx8mp.dtsi b/arch/arm64/boot/dts/freescale/imx8mp.dtsi
index XXXXXXX..XXXXXXX 100644
--- a/arch/arm64/boot/dts/freescale/imx8mp.dtsi
+++ b/arch/arm64/boot/dts/freescale/imx8mp.dtsi
@@ -XXX,XX +XXX,XX @@
 #include <dt-bindings/interrupt-controller/arm-gic.h>
 #include <dt-bindings/thermal/thermal.h>
 
+#include "imx8mp-aipstz.h"
 #include "imx8mp-pinfunc.h"
 
 / {
-- 
2.34.1

From: Laurentiu Mihalcea <laurentiu.mihalcea@nxp.com>

The DSP needs to access peripherals on AIPSTZ5 (to communicate with
the AP using AUDIOMIX MU, for instance). To do so, the security-related
registers of the bridge have to be configured before the DSP is started.
Enforce a dependency on AIPSTZ5 by adding the 'access-controllers'
property to the 'dsp' node.

Signed-off-by: Laurentiu Mihalcea <laurentiu.mihalcea@nxp.com>
Reviewed-by: Frank Li <Frank.Li@nxp.com>
---
 arch/arm64/boot/dts/freescale/imx8mp.dtsi | 1 +
 1 file changed, 1 insertion(+)