Mask VT-d DMAR faults for IGD devices

[PATCH 0/1] Mask VT-d DMAR faults for IGD devices

Brendan Kerrigan posted 1 patch 4 years ago

Download series mbox

Patches applied successfully (tree, apply log)
git fetch https://github.com/patchew-project/xen tags/patchew/20200417133626.72302-1-brendank310@gmail.com

Maintainers: Kevin Tian <kevin.tian@intel.com>

xen/drivers/passthrough/vtd/iommu.c | 9 +++++++++
1 file changed, 9 insertions(+)

Expand all Fold all

[PATCH 0/1] Mask VT-d DMAR faults for IGD devices

Posted by Brendan Kerrigan 4 years ago

From: Brendan Kerrigan <kerriganb@ainfosec.com>

The Intel IOMMU for at least 8th and 9th generation Core processors has a bug
where the Fault Processing Disable bit is not respected for the Intel Graphics
Device (IGD). The resulting behavior was reported previously[1]. The underlying
cause is described by Intel as Errata ID 049 in the Core spec update
document[2], along with a suggested workaround, which is implemented in the
patch.

[1] https://lists.xen.org/archives/html/xen-devel/2015-08/msg01955.html
[2] https://www.intel.com/content/dam/www/public/us/en/documents/specification-updates/8th-gen-core-spec-update.pdf


Brendan Kerrigan (1):
  x86/vtd: Mask DMAR faults for IGD devices

 xen/drivers/passthrough/vtd/iommu.c | 9 +++++++++
 1 file changed, 9 insertions(+)

-- 
2.17.1