[PATCH v2 0/2] hw/riscv: Make CPU config error handling generous

Tsukasa OI posted 2 patches 2 days, 5 hours ago
Patches applied successfully (tree, apply log)
git fetch https://github.com/patchew-project/qemu tags/patchew/cover.1652509778.git.research._5Ftrasio@irq.a4lg.com
Maintainers: Alistair Francis <Alistair.Francis@wdc.com>, Palmer Dabbelt <palmer@dabbelt.com>, Bin Meng <bin.meng@windriver.com>
hw/riscv/opentitan.c | 2 +-
hw/riscv/sifive_e.c  | 2 +-
hw/riscv/sifive_u.c  | 4 ++--
hw/riscv/spike.c     | 2 +-
hw/riscv/virt.c      | 2 +-
5 files changed, 6 insertions(+), 6 deletions(-)
[PATCH v2 0/2] hw/riscv: Make CPU config error handling generous
Posted by Tsukasa OI 2 days, 5 hours ago
c.f.
<https://lists.gnu.org/archive/html/qemu-riscv/2022-05/msg00229.html>

This patchset is functionally equivalent to v1 but fixes commit titles.




Tsukasa OI (2):
  hw/riscv: Make CPU config error handling generous (virt/spike)
  hw/riscv: Make CPU config error handling generous
    (sifive_e/u/opentitan)

 hw/riscv/opentitan.c | 2 +-
 hw/riscv/sifive_e.c  | 2 +-
 hw/riscv/sifive_u.c  | 4 ++--
 hw/riscv/spike.c     | 2 +-
 hw/riscv/virt.c      | 2 +-
 5 files changed, 6 insertions(+), 6 deletions(-)


base-commit: 178bacb66d98d9ee7a702b9f2a4dfcd88b72a9ab
-- 
2.34.1