[v1] RISC-V: Add support for ePMP v0.9.1

[PATCH v1 0/8] RISC-V: Add support for ePMP v0.9.1

Alistair Francis posted 8 patches 3 years ago

Diff against v2 v3 v4
Download series mbox

Test checkpatch passed

Patches applied successfully (tree, apply log)
git fetch https://github.com/patchew-project/qemu tags/patchew/cover.1617367533.git.alistair.francis@wdc.com

Maintainers: Palmer Dabbelt <palmer@dabbelt.com>, Alistair Francis <Alistair.Francis@wdc.com>, Bastian Koppelmann <kbastian@mail.uni-paderborn.de>, Sagar Karandikar <sagark@eecs.berkeley.edu>

There is a newer version of this series

target/riscv/cpu.h        |   3 +
target/riscv/cpu_bits.h   |   3 +
target/riscv/pmp.h        |  14 +++
target/riscv/cpu.c        |  11 ++
target/riscv/csr.c        |  22 ++++
target/riscv/pmp.c        | 228 +++++++++++++++++++++++++++++++++-----
target/riscv/trace-events |   3 +
7 files changed, 258 insertions(+), 26 deletions(-)

Expand all Fold all

[PATCH v1 0/8] RISC-V: Add support for ePMP v0.9.1

Posted by Alistair Francis 3 years ago

This series adds support for ePMP v0.9.1 to the QEMU RISC-V target.

This is based on previous patches, but has been rebased on the latest
master and updated for the latest spec.

The spec is avaliable at: https://docs.google.com/document/d/1Mh_aiHYxemL0umN3GTTw8vsbmzHZ_nxZXgjgOUzbvc8

This was tested by running Tock on the OpenTitan board.

This is based on the original work by
 Hongzheng-Li <Ethan.Lee.QNL@gmail.com>
 Hou Weiying <weiying_hou@outlook.com>
 Myriad-Dreamin <camiyoru@gmail.com>

Alistair Francis (4):
  target/riscv: Fix the PMP is locked check when using TOR
  target/riscv: Add the ePMP feature
  target/riscv/pmp: Remove outdated comment
  target/riscv: Add ePMP support for the Ibex CPU

Hou Weiying (4):
  target/riscv: Define ePMP mseccfg
  target/riscv: Add ePMP CSR access functions
  target/riscv: Implementation of enhanced PMP (ePMP)
  target/riscv: Add a config option for ePMP

 target/riscv/cpu.h        |   3 +
 target/riscv/cpu_bits.h   |   3 +
 target/riscv/pmp.h        |  14 +++
 target/riscv/cpu.c        |  11 ++
 target/riscv/csr.c        |  22 ++++
 target/riscv/pmp.c        | 228 +++++++++++++++++++++++++++++++++-----
 target/riscv/trace-events |   3 +
 7 files changed, 258 insertions(+), 26 deletions(-)

-- 
2.31.0