[PATCH v1 0/2] RTISC-V: Remove deprecated ISA, CPUs and machines

Alistair Francis posted 2 patches 5 years, 6 months ago
Test docker-mingw@fedora passed
Test checkpatch passed
Test asan passed
Test docker-quick@centos7 passed
Test FreeBSD passed
Patches applied successfully (tree, apply log)
git fetch https://github.com/patchew-project/qemu tags/patchew/cover.1588727508.git.alistair.francis@wdc.com
Maintainers: Thomas Huth <thuth@redhat.com>, Alistair Francis <Alistair.Francis@wdc.com>, Laurent Vivier <lvivier@redhat.com>, Bastian Koppelmann <kbastian@mail.uni-paderborn.de>, Palmer Dabbelt <palmer@dabbelt.com>, Sagar Karandikar <sagark@eecs.berkeley.edu>, Paolo Bonzini <pbonzini@redhat.com>
There is a newer version of this series
hw/riscv/spike.c                              | 217 ------------------
include/hw/riscv/spike.h                      |   6 +-
target/riscv/cpu.c                            |  30 ---
target/riscv/cpu.h                            |   8 -
target/riscv/csr.c                            |  82 ++-----
.../riscv/insn_trans/trans_privileged.inc.c   |   6 -
tests/qtest/machine-none-test.c               |   4 +-
7 files changed, 21 insertions(+), 332 deletions(-)
[PATCH v1 0/2] RTISC-V: Remove deprecated ISA, CPUs and machines
Posted by Alistair Francis 5 years, 6 months ago
Alistair Francis (2):
  hw/riscv: spike: Remove deprecated ISA specific machines
  target/riscv: Drop support for ISA spec version 1.09.1

 hw/riscv/spike.c                              | 217 ------------------
 include/hw/riscv/spike.h                      |   6 +-
 target/riscv/cpu.c                            |  30 ---
 target/riscv/cpu.h                            |   8 -
 target/riscv/csr.c                            |  82 ++-----
 .../riscv/insn_trans/trans_privileged.inc.c   |   6 -
 tests/qtest/machine-none-test.c               |   4 +-
 7 files changed, 21 insertions(+), 332 deletions(-)

-- 
2.26.2