[v2] Upstream RISC-V fork patches, part 4

[Qemu-devel] [PATCH v2 00/11] Upstream RISC-V fork patches, part 4

Alistair Francis posted 11 patches 5 years, 2 months ago

Diff against v1 v1
Download series mbox

Test asan passed

Test docker-mingw@fedora passed

Test docker-clang@ubuntu failed

Test checkpatch passed

Patches applied successfully (tree, apply log)
git fetch https://github.com/patchew-project/qemu tags/patchew/cover.1550709660.git.alistair.francis@wdc.com

Maintainers: Laurent Vivier <laurent@vivier.eu>, Alistair Francis <Alistair.Francis@wdc.com>, Sagar Karandikar <sagark@eecs.berkeley.edu>, Palmer Dabbelt <palmer@sifive.com>, Michael Clark <mjc@sifive.com>, Riku Voipio <riku.voipio@iki.fi>, Bastian Koppelmann <kbastian@mail.uni-paderborn.de>

Makefile.objs               |   1 +
disas/riscv.c               | 138 -----------------------------
hw/riscv/sifive_plic.c      |  19 +++-
hw/riscv/sifive_u.c         |   5 +-
include/elf.h               |  10 +++
linux-user/riscv/cpu_loop.c |  15 +++-
target/riscv/cpu.h          |   6 ++
target/riscv/cpu_helper.c   | 168 +++++++++++++++---------------------
target/riscv/cpu_user.h     |   3 +-
target/riscv/csr.c          |  22 ++---
target/riscv/pmp.c          |  20 +++--
target/riscv/trace-events   |   2 +
12 files changed, 148 insertions(+), 261 deletions(-)
create mode 100644 target/riscv/trace-events

Expand all Fold all

[Qemu-devel] [PATCH v2 00/11] Upstream RISC-V fork patches, part 4

Posted by Alistair Francis 5 years, 2 months ago

v2:
 - Add a patch for SiFive U SMP support
 - Rebase on master

Alistair Francis (2):
  riscv: pmp: Log pmp access errors as guest errors
  riscv: sifive_u: Allow up to 4 CPUs to be created

Kito Cheng (1):
  RISC-V: linux-user support for RVE ABI

Michael Clark (8):
  RISC-V: Replace __builtin_popcount with ctpop8 in PLIC
  RISC-V: Allow interrupt controllers to claim interrupts
  RISC-V: Remove unnecessary disassembler constraints
  elf: Add RISC-V PSABI ELF header defines
  RISC-V: Change local interrupts from edge to level
  RISC-V: Add support for vectored interrupts
  RISC-V: Convert trap debugging to trace events
  RISC-V: Update load reservation comment in do_interrupt

 Makefile.objs               |   1 +
 disas/riscv.c               | 138 -----------------------------
 hw/riscv/sifive_plic.c      |  19 +++-
 hw/riscv/sifive_u.c         |   5 +-
 include/elf.h               |  10 +++
 linux-user/riscv/cpu_loop.c |  15 +++-
 target/riscv/cpu.h          |   6 ++
 target/riscv/cpu_helper.c   | 168 +++++++++++++++---------------------
 target/riscv/cpu_user.h     |   3 +-
 target/riscv/csr.c          |  22 ++---
 target/riscv/pmp.c          |  20 +++--
 target/riscv/trace-events   |   2 +
 12 files changed, 148 insertions(+), 261 deletions(-)
 create mode 100644 target/riscv/trace-events

-- 
2.20.1