Upstream more RISC-V fork patches

[Qemu-devel] [PATCH v1 0/3] Upstream more RISC-V fork patches

Alistair Francis posted 3 patches 5 years, 3 months ago

Download series mbox

Test asan passed

Test checkpatch passed

Test docker-mingw@fedora passed

Test docker-quick@centos7 passed

Test docker-clang@ubuntu passed

Patches applied successfully (tree, apply log)
git fetch https://github.com/patchew-project/qemu tags/patchew/cover.1546644177.git.alistair.francis@wdc.com

target/riscv/Makefile.objs |   2 +-
target/riscv/cpu.c         |   6 +
target/riscv/cpu.h         |  41 +-
target/riscv/cpu_helper.c  |   7 +-
target/riscv/csr.c         | 863 +++++++++++++++++++++++++++++++++++++
target/riscv/gdbstub.c     |  10 +-
target/riscv/op_helper.c   | 613 +-------------------------
7 files changed, 933 insertions(+), 609 deletions(-)
create mode 100644 target/riscv/csr.c

Expand all Fold all

[Qemu-devel] [PATCH v1 0/3] Upstream more RISC-V fork patches

Posted by Alistair Francis 5 years, 3 months ago

This is one of the big patches that the RISC-V fork has that we don't.
After this it should be straight forward to upstream the remaining
patches.

Michael Clark (3):
  RISC-V: Implement modular CSR helper interface
  RISC-V: Implement atomic mip/sip CSR updates
  RISC-V: Implement existential predicates for CSRs

 target/riscv/Makefile.objs |   2 +-
 target/riscv/cpu.c         |   6 +
 target/riscv/cpu.h         |  41 +-
 target/riscv/cpu_helper.c  |   7 +-
 target/riscv/csr.c         | 863 +++++++++++++++++++++++++++++++++++++
 target/riscv/gdbstub.c     |  10 +-
 target/riscv/op_helper.c   | 613 +-------------------------
 7 files changed, 933 insertions(+), 609 deletions(-)
 create mode 100644 target/riscv/csr.c

-- 
2.19.1

Re: [Qemu-devel] [PATCH v1 0/3] Upstream more RISC-V fork patches

Posted by Richard Henderson 5 years, 3 months ago

On 1/5/19 9:23 AM, Alistair Francis wrote:
> This is one of the big patches that the RISC-V fork has that we don't.
> After this it should be straight forward to upstream the remaining
> patches.
> 
> Michael Clark (3):
>   RISC-V: Implement modular CSR helper interface
>   RISC-V: Implement atomic mip/sip CSR updates
>   RISC-V: Implement existential predicates for CSRs

Reviewed-by: Richard Henderson <richard.henderson@linaro.org>


r~