single-binary: Prepare hw/riscv for single compilation

[PATCH 0/5] single-binary: Prepare hw/riscv for single compilation

Anton Johansson via posted 5 patches 10 hours ago

Download series mbox

Patches applied successfully (tree, apply log)
git fetch https://github.com/patchew-project/qemu tags/patchew/20251015-feature-single-binary-hw-v1-v1-0-8b416eda42cf@rev.ng

Maintainers: Palmer Dabbelt <palmer@dabbelt.com>, Alistair Francis <alistair.francis@wdc.com>, Weiwei Li <liwei1518@gmail.com>, Daniel Henrique Barboza <dbarboza@ventanamicro.com>, Liu Zhiwei <zhiwei_liu@linux.alibaba.com>, Pierrick Bouvier <pierrick.bouvier@linaro.org>, "Philippe Mathieu-Daudé" <philmd@linaro.org>

include/hw/riscv/boot.h         | 20 +++++++++----------
include/hw/riscv/boot_opensbi.h | 14 ++++++-------
include/qemu/target-info-impl.h |  2 ++
include/qemu/target-info.h      |  8 ++++++++
hw/riscv/boot.c                 | 44 +++++++++++++++++++++--------------------
hw/riscv/microchip_pfsoc.c      |  2 +-
hw/riscv/riscv-iommu.c          |  7 ++++---
hw/riscv/riscv_hart.c           |  2 +-
hw/riscv/sifive_u.c             |  2 +-
hw/riscv/spike.c                |  4 ++--
hw/riscv/virt.c                 |  2 +-
target-info.c                   |  5 +++++
12 files changed, 65 insertions(+), 47 deletions(-)

Expand all Fold all

[PATCH 0/5] single-binary: Prepare hw/riscv for single compilation

Posted by Anton Johansson via 10 hours ago

Hello,

this is a small prerequisite patchset that removes target_[u]?long and
replaces a few target specific macros with target-info variants.

Next up is using the target-info style QOM filtering of boards and then
moving translation units to common code.  My current patches for this
are based on Philippes single-binary-hw-arm-rfc-v5 branch, is there some
other branch I should target here?

---
Anton Johansson (5):
      hw/riscv: Use generic hwaddr for firmware addressses
      hw/riscv: Replace target_ulong uses
      hw/riscv: Widen OpenSBI dynamic info struct
      target-info: Introduce runtime TARGET_PHYS_ADDR_SPACE_BITS
      hw/riscv: Use runtime target_phys_addr_space_bits()

 include/hw/riscv/boot.h         | 20 +++++++++----------
 include/hw/riscv/boot_opensbi.h | 14 ++++++-------
 include/qemu/target-info-impl.h |  2 ++
 include/qemu/target-info.h      |  8 ++++++++
 hw/riscv/boot.c                 | 44 +++++++++++++++++++++--------------------
 hw/riscv/microchip_pfsoc.c      |  2 +-
 hw/riscv/riscv-iommu.c          |  7 ++++---
 hw/riscv/riscv_hart.c           |  2 +-
 hw/riscv/sifive_u.c             |  2 +-
 hw/riscv/spike.c                |  4 ++--
 hw/riscv/virt.c                 |  2 +-
 target-info.c                   |  5 +++++
 12 files changed, 65 insertions(+), 47 deletions(-)