[PULL 0/9] target-arm queue
[PULL v2 00/28] target-arm queue
1
This one's almost all docs fixes.
1
drop the sysregs patch as the tcg sysregs test fails
2
(probably a bug in the test)
2
3
3
thanks
4
-- PMM
4
-- PMM
5
5
6
The following changes since commit ba54a7e6b86884e43bed2d2f5a79c719059652a8:
6
The following changes since commit ae2b87341b5ddb0dcb1b3f2d4f586ef18de75873:
7
7
8
Merge tag 'net-pull-request' of https://github.com/jasowang/qemu into staging (2024-11-26 14:06:40 +0000)
8
Merge tag 'pull-qapi-2022-12-14-v2' of https://repo.or.cz/qemu/armbru into staging (2022-12-14 22:42:14 +0000)
9
9
10
are available in the Git repository at:
10
are available in the Git repository at:
11
11
12
https://git.linaro.org/people/pmaydell/qemu-arm.git tags/pull-target-arm-20241126
12
https://git.linaro.org/people/pmaydell/qemu-arm.git tags/pull-target-arm-20221215-1
13
13
14
for you to fetch changes up to d8790ead55a2ef1e65332ebec63ae3c5db598942:
14
for you to fetch changes up to 9e406eea309bbe44c7fb17f6af112d2b756854ad:
15
15
16
docs/system/arm/aspeed: add missing model supermicrox11spi-bmc (2024-11-26 16:22:38 +0000)
16
target/arm: Restrict arm_cpu_exec_interrupt() to TCG accelerator (2022-12-15 17:37:48 +0000)
17
17
18
----------------------------------------------------------------
18
----------------------------------------------------------------
19
target-arm queue:
19
target-arm queue:
20
* target/arm/tcg/cpu32.c: swap ATCM and BTCM register names
20
 * hw/arm/virt: Add properties to allow more granular
21
* docs/system/arm: Fix broken links and missing feature names
21
configuration of use of highmem space
22
 * target/arm: Add Cortex-A55 CPU
23
 * hw/intc/arm_gicv3: Fix GICD_TYPER ITLinesNumber advertisement
24
 * Implement FEAT_EVT
25
 * Some 3-phase-reset conversions for Arm GIC, SMMU
26
 * hw/arm/boot: set initrd with #address-cells type in fdt
27
 * hw/misc: Move some arm-related files from specific_ss into softmmu_ss
28
 * Restrict arm_cpu_exec_interrupt() to TCG accelerator
22
29
23
----------------------------------------------------------------
30
----------------------------------------------------------------
24
Michael Tokarev (1):
31
Gavin Shan (7):
25
target/arm/tcg/cpu32.c: swap ATCM and BTCM register names
32
hw/arm/virt: Introduce virt_set_high_memmap() helper
33
hw/arm/virt: Rename variable size to region_size in virt_set_high_memmap()
34
hw/arm/virt: Introduce variable region_base in virt_set_high_memmap()
35
hw/arm/virt: Introduce virt_get_high_memmap_enabled() helper
36
hw/arm/virt: Improve high memory region address assignment
37
hw/arm/virt: Add 'compact-highmem' property
38
hw/arm/virt: Add properties to disable high memory regions
26
39
27
Pierrick Bouvier (8):
40
Luke Starrett (1):
28
docs/system/arm/emulation: mention armv9
41
hw/intc/arm_gicv3: Fix GICD_TYPER ITLinesNumber advertisement
29
docs/system/arm/emulation: fix typo in feature name
30
docs/system/arm/emulation: add FEAT_SSBS2
31
target/arm/tcg/: fix typo in FEAT name
32
docs/system/arm/: add FEAT_MTE_ASYNC
33
docs/system/arm/: add FEAT_DoubleLock
34
docs/system/arm/fby35: update link to product page
35
docs/system/arm/aspeed: add missing model supermicrox11spi-bmc
36
42
37
docs/system/arm/aspeed.rst | 7 ++++---
43
Mihai Carabas (1):
38
docs/system/arm/emulation.rst | 11 +++++++----
44
hw/arm/virt: build SMBIOS 19 table
39
docs/system/arm/fby35.rst | 2 +-
45
40
target/arm/tcg/cpu32.c | 6 +++---
46
Peter Maydell (15):
41
4 files changed, 15 insertions(+), 11 deletions(-)
47
target/arm: Allow relevant HCR bits to be written for FEAT_EVT
48
target/arm: Implement HCR_EL2.TTLBIS traps
49
target/arm: Implement HCR_EL2.TTLBOS traps
50
target/arm: Implement HCR_EL2.TICAB,TOCU traps
51
target/arm: Implement HCR_EL2.TID4 traps
52
target/arm: Report FEAT_EVT for TCG '-cpu max'
53
hw/arm: Convert TYPE_ARM_SMMU to 3-phase reset
54
hw/arm: Convert TYPE_ARM_SMMUV3 to 3-phase reset
55
hw/intc: Convert TYPE_ARM_GIC_COMMON to 3-phase reset
56
hw/intc: Convert TYPE_ARM_GIC_KVM to 3-phase reset
57
hw/intc: Convert TYPE_ARM_GICV3_COMMON to 3-phase reset
58
hw/intc: Convert TYPE_KVM_ARM_GICV3 to 3-phase reset
59
hw/intc: Convert TYPE_ARM_GICV3_ITS_COMMON to 3-phase reset
60
hw/intc: Convert TYPE_ARM_GICV3_ITS to 3-phase reset
61
hw/intc: Convert TYPE_KVM_ARM_ITS to 3-phase reset
62
63
Philippe Mathieu-Daudé (1):
64
target/arm: Restrict arm_cpu_exec_interrupt() to TCG accelerator
65
66
Schspa Shi (1):
67
hw/arm/boot: set initrd with #address-cells type in fdt
68
69
Thomas Huth (1):
70
hw/misc: Move some arm-related files from specific_ss into softmmu_ss
71
72
Timofey Kutergin (1):
73
target/arm: Add Cortex-A55 CPU
74
75
docs/system/arm/emulation.rst | 1 +
76
docs/system/arm/virt.rst | 18 +++
77
include/hw/arm/smmuv3.h | 2 +-
78
include/hw/arm/virt.h | 2 +
79
include/hw/misc/xlnx-zynqmp-apu-ctrl.h | 2 +-
80
target/arm/cpu.h | 30 +++++
81
target/arm/kvm-consts.h | 8 +-
82
hw/arm/boot.c | 10 +-
83
hw/arm/smmu-common.c | 7 +-
84
hw/arm/smmuv3.c | 12 +-
85
hw/arm/virt.c | 202 +++++++++++++++++++++++++++------
86
hw/intc/arm_gic_common.c | 7 +-
87
hw/intc/arm_gic_kvm.c | 14 ++-
88
hw/intc/arm_gicv3_common.c | 7 +-
89
hw/intc/arm_gicv3_dist.c | 4 +-
90
hw/intc/arm_gicv3_its.c | 14 ++-
91
hw/intc/arm_gicv3_its_common.c | 7 +-
92
hw/intc/arm_gicv3_its_kvm.c | 14 ++-
93
hw/intc/arm_gicv3_kvm.c | 14 ++-
94
hw/misc/imx6_src.c | 2 +-
95
hw/misc/iotkit-sysctl.c | 1 -
96
target/arm/cpu.c | 5 +-
97
target/arm/cpu64.c | 70 ++++++++++++
98
target/arm/cpu_tcg.c | 1 +
99
target/arm/helper.c | 135 ++++++++++++++--------
100
hw/misc/meson.build | 11 +-
101
26 files changed, 459 insertions(+), 141 deletions(-)
102
diff view generated by jsdifflib
[PULL 1/9] target/arm/tcg/cpu32.c: swap ATCM and BTCM register names
Deleted patch
1
From: Michael Tokarev <mjt@tls.msk.ru>
2
1
3
According to Cortex-R5 r1p2 manual, register with opcode2=0 is
4
BTCM and with opcode2=1 is ATCM, - exactly the opposite from how
5
qemu labels them. Just swap the labels to avoid confusion, -
6
both registers are implemented as always-zero.
7
8
Signed-off-by: Michael Tokarev <mjt@tls.msk.ru>
9
Reviewed-by: Richard Henderson <richard.henderson@linaro.org>
10
Message-id: 20241121171602.3273252-1-mjt@tls.msk.ru
11
Signed-off-by: Peter Maydell <peter.maydell@linaro.org>
12
---
13
target/arm/tcg/cpu32.c | 4 ++--
14
1 file changed, 2 insertions(+), 2 deletions(-)
15
16
diff --git a/target/arm/tcg/cpu32.c b/target/arm/tcg/cpu32.c
17
index XXXXXXX..XXXXXXX 100644
18
--- a/target/arm/tcg/cpu32.c
19
+++ b/target/arm/tcg/cpu32.c
20
@@ -XXX,XX +XXX,XX @@ static void cortex_a15_initfn(Object *obj)
21
22
static const ARMCPRegInfo cortexr5_cp_reginfo[] = {
23
/* Dummy the TCM region regs for the moment */
24
- { .name = "ATCM", .cp = 15, .opc1 = 0, .crn = 9, .crm = 1, .opc2 = 0,
25
+ { .name = "BTCM", .cp = 15, .opc1 = 0, .crn = 9, .crm = 1, .opc2 = 0,
26
.access = PL1_RW, .type = ARM_CP_CONST },
27
- { .name = "BTCM", .cp = 15, .opc1 = 0, .crn = 9, .crm = 1, .opc2 = 1,
28
+ { .name = "ATCM", .cp = 15, .opc1 = 0, .crn = 9, .crm = 1, .opc2 = 1,
29
.access = PL1_RW, .type = ARM_CP_CONST },
30
{ .name = "DCACHE_INVAL", .cp = 15, .opc1 = 0, .crn = 15, .crm = 5,
31
.opc2 = 0, .access = PL1_W, .type = ARM_CP_NOP },
32
--
33
2.34.1
diff view generated by jsdifflib
[PULL 2/9] docs/system/arm/emulation: mention armv9
Deleted patch
1
From: Pierrick Bouvier <pierrick.bouvier@linaro.org>
2
1
3
Signed-off-by: Pierrick Bouvier <pierrick.bouvier@linaro.org>
4
Reviewed-by: Richard Henderson <richard.henderson@linaro.org>
5
Message-id: 20241122225049.1617774-2-pierrick.bouvier@linaro.org
6
Signed-off-by: Peter Maydell <peter.maydell@linaro.org>
7
---
8
docs/system/arm/emulation.rst | 6 +++---
9
1 file changed, 3 insertions(+), 3 deletions(-)
10
11
diff --git a/docs/system/arm/emulation.rst b/docs/system/arm/emulation.rst
12
index XXXXXXX..XXXXXXX 100644
13
--- a/docs/system/arm/emulation.rst
14
+++ b/docs/system/arm/emulation.rst
15
@@ -XXX,XX +XXX,XX @@
16
A-profile CPU architecture support
17
==================================
18
19
-QEMU's TCG emulation includes support for the Armv5, Armv6, Armv7 and
20
-Armv8 versions of the A-profile architecture. It also has support for
21
+QEMU's TCG emulation includes support for the Armv5, Armv6, Armv7,
22
+Armv8 and Armv9 versions of the A-profile architecture. It also has support for
23
the following architecture extensions:
24
25
- FEAT_AA32BF16 (AArch32 BFloat16 instructions)
26
@@ -XXX,XX +XXX,XX @@ the following architecture extensions:
27
- FEAT_XNX (Translation table stage 2 Unprivileged Execute-never)
28
29
For information on the specifics of these extensions, please refer
30
-to the `Armv8-A Arm Architecture Reference Manual
31
+to the `Arm Architecture Reference Manual for A-profile architecture
32
<https://developer.arm.com/documentation/ddi0487/latest>`_.
33
34
When a specific named CPU is being emulated, only those features which
35
--
36
2.34.1
diff view generated by jsdifflib
[PULL 3/9] docs/system/arm/emulation: fix typo in feature name
Deleted patch
1
From: Pierrick Bouvier <pierrick.bouvier@linaro.org>
2
1
3
Signed-off-by: Pierrick Bouvier <pierrick.bouvier@linaro.org>
4
Reviewed-by: Richard Henderson <richard.henderson@linaro.org>
5
Message-id: 20241122225049.1617774-3-pierrick.bouvier@linaro.org
6
Signed-off-by: Peter Maydell <peter.maydell@linaro.org>
7
---
8
docs/system/arm/emulation.rst | 2 +-
9
1 file changed, 1 insertion(+), 1 deletion(-)
10
11
diff --git a/docs/system/arm/emulation.rst b/docs/system/arm/emulation.rst
12
index XXXXXXX..XXXXXXX 100644
13
--- a/docs/system/arm/emulation.rst
14
+++ b/docs/system/arm/emulation.rst
15
@@ -XXX,XX +XXX,XX @@ the following architecture extensions:
16
- FEAT_LSE2 (Large System Extensions v2)
17
- FEAT_LVA (Large Virtual Address space)
18
- FEAT_MixedEnd (Mixed-endian support)
19
-- FEAT_MixdEndEL0 (Mixed-endian support at EL0)
20
+- FEAT_MixedEndEL0 (Mixed-endian support at EL0)
21
- FEAT_MOPS (Standardization of memory operations)
22
- FEAT_MTE (Memory Tagging Extension)
23
- FEAT_MTE2 (Memory Tagging Extension)
24
--
25
2.34.1
diff view generated by jsdifflib
[PULL 4/9] docs/system/arm/emulation: add FEAT_SSBS2
Deleted patch
1
From: Pierrick Bouvier <pierrick.bouvier@linaro.org>
2
1
3
We implemented this at the same times as FEAT_SSBS, but forgot
4
to list it in the documentation.
5
6
Signed-off-by: Pierrick Bouvier <pierrick.bouvier@linaro.org>
7
Reviewed-by: Richard Henderson <richard.henderson@linaro.org>
8
Message-id: 20241122225049.1617774-4-pierrick.bouvier@linaro.org
9
Reviewed-by: Peter Maydell <peter.maydell@linaro.org>
10
[PMM: improve commit message]
11
Signed-off-by: Peter Maydell <peter.maydell@linaro.org>
12
---
13
docs/system/arm/emulation.rst | 1 +
14
1 file changed, 1 insertion(+)
15
16
diff --git a/docs/system/arm/emulation.rst b/docs/system/arm/emulation.rst
17
index XXXXXXX..XXXXXXX 100644
18
--- a/docs/system/arm/emulation.rst
19
+++ b/docs/system/arm/emulation.rst
20
@@ -XXX,XX +XXX,XX @@ the following architecture extensions:
21
- FEAT_SVE2 (Scalable Vector Extension version 2)
22
- FEAT_SPECRES (Speculation restriction instructions)
23
- FEAT_SSBS (Speculative Store Bypass Safe)
24
+- FEAT_SSBS2 (MRS and MSR instructions for SSBS version 2)
25
- FEAT_TGran16K (Support for 16KB memory translation granule size at stage 1)
26
- FEAT_TGran4K (Support for 4KB memory translation granule size at stage 1)
27
- FEAT_TGran64K (Support for 64KB memory translation granule size at stage 1)
28
--
29
2.34.1
diff view generated by jsdifflib
[PULL 5/9] target/arm/tcg/: fix typo in FEAT name
Deleted patch
1
From: Pierrick Bouvier <pierrick.bouvier@linaro.org>
2
1
3
Signed-off-by: Pierrick Bouvier <pierrick.bouvier@linaro.org>
4
Reviewed-by: Philippe Mathieu-Daudé <philmd@linaro.org>
5
Reviewed-by: Richard Henderson <richard.henderson@linaro.org>
6
Message-id: 20241122225049.1617774-5-pierrick.bouvier@linaro.org
7
Signed-off-by: Peter Maydell <peter.maydell@linaro.org>
8
---
9
target/arm/tcg/cpu32.c | 2 +-
10
1 file changed, 1 insertion(+), 1 deletion(-)
11
12
diff --git a/target/arm/tcg/cpu32.c b/target/arm/tcg/cpu32.c
13
index XXXXXXX..XXXXXXX 100644
14
--- a/target/arm/tcg/cpu32.c
15
+++ b/target/arm/tcg/cpu32.c
16
@@ -XXX,XX +XXX,XX @@ void aa32_max_features(ARMCPU *cpu)
17
cpu->isar.id_mmfr5 = t;
18
19
t = cpu->isar.id_pfr0;
20
- t = FIELD_DP32(t, ID_PFR0, CSV2, 2); /* FEAT_CVS2 */
21
+ t = FIELD_DP32(t, ID_PFR0, CSV2, 2); /* FEAT_CSV2 */
22
t = FIELD_DP32(t, ID_PFR0, DIT, 1); /* FEAT_DIT */
23
t = FIELD_DP32(t, ID_PFR0, RAS, 1); /* FEAT_RAS */
24
cpu->isar.id_pfr0 = t;
25
--
26
2.34.1
27
28
diff view generated by jsdifflib
[PULL 6/9] docs/system/arm/: add FEAT_MTE_ASYNC
Deleted patch
1
From: Pierrick Bouvier <pierrick.bouvier@linaro.org>
2
1
3
We already implement FEAT_MTE_ASYNC; we just forgot to list it
4
in the documentation.
5
6
Signed-off-by: Pierrick Bouvier <pierrick.bouvier@linaro.org>
7
Reviewed-by: Richard Henderson <richard.henderson@linaro.org>
8
Message-id: 20241122225049.1617774-6-pierrick.bouvier@linaro.org
9
[PMM: expand commit message]
10
Signed-off-by: Peter Maydell <peter.maydell@linaro.org>
11
---
12
docs/system/arm/emulation.rst | 1 +
13
1 file changed, 1 insertion(+)
14
15
diff --git a/docs/system/arm/emulation.rst b/docs/system/arm/emulation.rst
16
index XXXXXXX..XXXXXXX 100644
17
--- a/docs/system/arm/emulation.rst
18
+++ b/docs/system/arm/emulation.rst
19
@@ -XXX,XX +XXX,XX @@ the following architecture extensions:
20
- FEAT_MTE2 (Memory Tagging Extension)
21
- FEAT_MTE3 (MTE Asymmetric Fault Handling)
22
- FEAT_MTE_ASYM_FAULT (Memory tagging asymmetric faults)
23
+- FEAT_MTE_ASYNC (Asynchronous reporting of Tag Check Fault)
24
- FEAT_NMI (Non-maskable Interrupt)
25
- FEAT_NV (Nested Virtualization)
26
- FEAT_NV2 (Enhanced nested virtualization support)
27
--
28
2.34.1
diff view generated by jsdifflib
[PULL 7/9] docs/system/arm/: add FEAT_DoubleLock
Deleted patch
1
From: Pierrick Bouvier <pierrick.bouvier@linaro.org>
2
1
3
We already implement FEAT_DoubleLock (see commit f94a6df5dd6a7) when
4
the ID registers call for it. This feature is actually one that must
5
*not* be implemented in v9.0, but since our documentation lists
6
everything we can emulate, we should include FEAT_DoubleLock in the
7
list.
8
9
Signed-off-by: Pierrick Bouvier <pierrick.bouvier@linaro.org>
10
Message-id: 20241122225049.1617774-7-pierrick.bouvier@linaro.org
11
Reviewed-by: Peter Maydell <peter.maydell@linaro.org>
12
[PMM: expand commit message]
13
Signed-off-by: Peter Maydell <peter.maydell@linaro.org>
14
---
15
docs/system/arm/emulation.rst | 1 +
16
1 file changed, 1 insertion(+)
17
18
diff --git a/docs/system/arm/emulation.rst b/docs/system/arm/emulation.rst
19
index XXXXXXX..XXXXXXX 100644
20
--- a/docs/system/arm/emulation.rst
21
+++ b/docs/system/arm/emulation.rst
22
@@ -XXX,XX +XXX,XX @@ the following architecture extensions:
23
- FEAT_CSV3 (Cache speculation variant 3)
24
- FEAT_DGH (Data gathering hint)
25
- FEAT_DIT (Data Independent Timing instructions)
26
+- FEAT_DoubleLock (Double Lock)
27
- FEAT_DPB (DC CVAP instruction)
28
- FEAT_DPB2 (DC CVADP instruction)
29
- FEAT_Debugv8p1 (Debug with VHE)
30
--
31
2.34.1
diff view generated by jsdifflib
[PULL 8/9] docs/system/arm/fby35: update link to product page
Deleted patch
1
From: Pierrick Bouvier <pierrick.bouvier@linaro.org>
2
1
3
Signed-off-by: Pierrick Bouvier <pierrick.bouvier@linaro.org>
4
Reviewed-by: Philippe Mathieu-Daudé <philmd@linaro.org>
5
Reviewed-by: Richard Henderson <richard.henderson@linaro.org>
6
Tested-by: Philippe Mathieu-Daudé <philmd@linaro.org>
7
Message-id: 20241122225049.1617774-8-pierrick.bouvier@linaro.org
8
Signed-off-by: Peter Maydell <peter.maydell@linaro.org>
9
---
10
docs/system/arm/fby35.rst | 2 +-
11
1 file changed, 1 insertion(+), 1 deletion(-)
12
13
diff --git a/docs/system/arm/fby35.rst b/docs/system/arm/fby35.rst
14
index XXXXXXX..XXXXXXX 100644
15
--- a/docs/system/arm/fby35.rst
16
+++ b/docs/system/arm/fby35.rst
17
@@ -XXX,XX +XXX,XX @@ include various compute accelerators (video, inferencing, etc). At the moment,
18
only the first server slot's BIC is included.
19
20
Yosemite v3.5 is itself a sled which fits into a 40U chassis, and 3 sleds
21
-can be fit into a chassis. See `here <https://www.opencompute.org/products/423/wiwynn-yosemite-v3-server>`__
22
+can be fit into a chassis. See `here <https://www.opencompute.org/products-chiplets/237/wiwynn-yosemite-v3-server>`__
23
for an example.
24
25
In this generation, the BMC is an AST2600 and each BIC is an AST1030. The BMC
26
--
27
2.34.1
28
29
diff view generated by jsdifflib
[PULL 9/9] docs/system/arm/aspeed: add missing model supermicrox11spi-bmc
Deleted patch
1
From: Pierrick Bouvier <pierrick.bouvier@linaro.org>
2
1
3
Signed-off-by: Pierrick Bouvier <pierrick.bouvier@linaro.org>
4
Reviewed-by: Andrew Jeffery <andrew@codeconstruct.com.au>
5
Message-id: 20241122225049.1617774-13-pierrick.bouvier@linaro.org
6
Signed-off-by: Peter Maydell <peter.maydell@linaro.org>
7
---
8
docs/system/arm/aspeed.rst | 7 ++++---
9
1 file changed, 4 insertions(+), 3 deletions(-)
10
11
diff --git a/docs/system/arm/aspeed.rst b/docs/system/arm/aspeed.rst
12
index XXXXXXX..XXXXXXX 100644
13
--- a/docs/system/arm/aspeed.rst
14
+++ b/docs/system/arm/aspeed.rst
15
@@ -XXX,XX +XXX,XX @@
16
-Aspeed family boards (``ast2500-evb``, ``ast2600-evb``, ``ast2700-evb``, ``bletchley-bmc``, ``fuji-bmc``, ``fby35-bmc``, ``fp5280g2-bmc``, ``g220a-bmc``, ``palmetto-bmc``, ``qcom-dc-scm-v1-bmc``, ``qcom-firework-bmc``, ``quanta-q71l-bmc``, ``rainier-bmc``, ``romulus-bmc``, ``sonorapass-bmc``, ``supermicrox11-bmc``, ``tiogapass-bmc``, ``tacoma-bmc``, ``witherspoon-bmc``, ``yosemitev2-bmc``)
17
-========================================================================================================================================================================================================================================================================================================================================================================================================
18
+Aspeed family boards (``ast2500-evb``, ``ast2600-evb``, ``ast2700-evb``, ``bletchley-bmc``, ``fuji-bmc``, ``fby35-bmc``, ``fp5280g2-bmc``, ``g220a-bmc``, ``palmetto-bmc``, ``qcom-dc-scm-v1-bmc``, ``qcom-firework-bmc``, ``quanta-q71l-bmc``, ``rainier-bmc``, ``romulus-bmc``, ``sonorapass-bmc``, ``supermicrox11-bmc``, ``supermicrox11spi-bmc``, ``tiogapass-bmc``, ``tacoma-bmc``, ``witherspoon-bmc``, ``yosemitev2-bmc``)
19
+==================================================================================================================================================================================================================================================================================================================================================================================================================================
20
21
The QEMU Aspeed machines model BMCs of various OpenPOWER systems and
22
Aspeed evaluation boards. They are based on different releases of the
23
@@ -XXX,XX +XXX,XX @@ AST2400 SoC based machines :
24
25
- ``palmetto-bmc`` OpenPOWER Palmetto POWER8 BMC
26
- ``quanta-q71l-bmc`` OpenBMC Quanta BMC
27
-- ``supermicrox11-bmc`` Supermicro X11 BMC
28
+- ``supermicrox11-bmc`` Supermicro X11 BMC (ARM926EJ-S)
29
+- ``supermicrox11spi-bmc`` Supermicro X11 SPI BMC (ARM1176)
30
31
AST2500 SoC based machines :
32
33
--
34
2.34.1
diff view generated by jsdifflib

Patchew 2.1-devel-b67e4c2

© 2016 - 2025 Red Hat, Inc.