Power9/10 initialization code consists of a lot of logical OR of
various flag bits as supported by respective Power platform during its
initialization, most of which is duplicated and only selected bits are
added or removed as needed with each new platform support being added.
Remove the duplicate code and share using common macros.
Signed-off-by: Harsh Prateek Bora <harshpb@linux.ibm.com>
---
target/ppc/cpu_init.h | 79 +++++++++++++++++++++++++++
target/ppc/cpu_init.c | 123 ++++++------------------------------------
2 files changed, 94 insertions(+), 108 deletions(-)
create mode 100644 target/ppc/cpu_init.h
diff --git a/target/ppc/cpu_init.h b/target/ppc/cpu_init.h
new file mode 100644
index 0000000000..29358bfdf6
--- /dev/null
+++ b/target/ppc/cpu_init.h
@@ -0,0 +1,79 @@
+#ifndef TARGET_PPC_CPU_INIT_H
+#define TARGET_PPC_CPU_INIT_H
+
+#define POWERPC_FAMILY_POWER9_INSNS_FLAGS \
+ PPC_INSNS_BASE | PPC_ISEL | PPC_STRING | PPC_MFTB | \
+ PPC_FLOAT | PPC_FLOAT_FSEL | PPC_FLOAT_FRES | \
+ PPC_FLOAT_FSQRT | PPC_FLOAT_FRSQRTE | PPC_FLOAT_FRSQRTES | \
+ PPC_FLOAT_STFIWX | PPC_FLOAT_EXT |PPC_CACHE | PPC_CACHE_ICBI | \
+ PPC_CACHE_DCBZ | PPC_MEM_SYNC | PPC_MEM_EIEIO | PPC_MEM_TLBIE | \
+ PPC_MEM_TLBSYNC | PPC_64B | PPC_64H | PPC_64BX | PPC_ALTIVEC | \
+ PPC_SEGMENT_64B | PPC_SLBI | PPC_POPCNTB | PPC_POPCNTWD | \
+ PPC_CILDST
+#define POWERPC_FAMILY_POWER10_INSNS_FLAGS \
+ POWERPC_FAMILY_POWER9_INSNS_FLAGS
+
+#define POWERPC_FAMILY_POWER9_INSNS_FLAGS2_COMMON \
+ PPC2_VSX | PPC2_VSX207 | PPC2_DFP | PPC2_DBRX | \
+ PPC2_PERM_ISA206 | PPC2_DIVE_ISA206 | PPC2_ATOMIC_ISA206 | \
+ PPC2_FP_CVT_ISA206 | PPC2_FP_TST_ISA206 | PPC2_BCTAR_ISA207 | \
+ PPC2_LSQ_ISA207 | PPC2_ALTIVEC_207 | PPC2_ISA205 | \
+ PPC2_ISA207S | PPC2_FP_CVT_S64 | PPC2_ISA300 | PPC2_PRCNTL | \
+ PPC2_MEM_LWSYNC | PPC2_BCDA_ISA206
+
+#define POWERPC_FAMILY_POWER9_INSNS_FLAGS2 \
+ POWERPC_FAMILY_POWER9_INSNS_FLAGS2_COMMON | PPC2_TM
+#define POWERPC_FAMILY_POWER10_INSNS_FLAGS2 \
+ POWERPC_FAMILY_POWER9_INSNS_FLAGS2_COMMON | PPC2_ISA310
+
+#define POWERPC_POWER9_COMMON_PCC_MSR_MASK \
+ (1ull << MSR_SF) | \
+ (1ull << MSR_HV) | \
+ (1ull << MSR_VR) | \
+ (1ull << MSR_VSX) | \
+ (1ull << MSR_EE) | \
+ (1ull << MSR_PR) | \
+ (1ull << MSR_FP) | \
+ (1ull << MSR_ME) | \
+ (1ull << MSR_FE0) | \
+ (1ull << MSR_SE) | \
+ (1ull << MSR_DE) | \
+ (1ull << MSR_FE1) | \
+ (1ull << MSR_IR) | \
+ (1ull << MSR_DR) | \
+ (1ull << MSR_PMM) | \
+ (1ull << MSR_RI) | \
+ (1ull << MSR_LE)
+
+#define POWERPC_POWER9_PCC_MSR_MASK \
+ POWERPC_POWER9_COMMON_PCC_MSR_MASK | (1ull << MSR_TM)
+#define POWERPC_POWER10_PCC_MSR_MASK \
+ POWERPC_POWER9_COMMON_PCC_MSR_MASK
+#define POWERPC_POWER9_PCC_PCR_MASK \
+ PCR_COMPAT_2_05 | PCR_COMPAT_2_06 | PCR_COMPAT_2_07
+#define POWERPC_POWER10_PCC_PCR_MASK \
+ POWERPC_POWER9_PCC_PCR_MASK | PCR_COMPAT_3_00
+#define POWERPC_POWER9_PCC_PCR_SUPPORTED \
+ PCR_COMPAT_3_00 | PCR_COMPAT_2_07 | PCR_COMPAT_2_06 | PCR_COMPAT_2_05
+#define POWERPC_POWER10_PCC_PCR_SUPPORTED \
+ POWERPC_POWER9_PCC_PCR_SUPPORTED | PCR_COMPAT_3_10
+#define POWERPC_POWER9_PCC_LPCR_MASK \
+ LPCR_VPM1 | LPCR_ISL | LPCR_KBV | LPCR_DPFD | \
+ (LPCR_PECE_U_MASK & LPCR_HVEE) | LPCR_ILE | LPCR_AIL | \
+ LPCR_UPRT | LPCR_EVIRT | LPCR_ONL | LPCR_HR | LPCR_LD | \
+ (LPCR_PECE_L_MASK & (LPCR_PDEE|LPCR_HDEE|LPCR_EEE|LPCR_DEE|LPCR_OEE)) | \
+ LPCR_MER | LPCR_GTSE | LPCR_TC | LPCR_HEIC | LPCR_LPES0 | LPCR_HVICE | \
+ LPCR_HDICE
+/* DD2 adds an extra HAIL bit */
+#define POWERPC_POWER10_PCC_LPCR_MASK \
+ POWERPC_POWER9_PCC_LPCR_MASK | LPCR_HAIL
+#define POWERPC_POWER9_PCC_FLAGS_COMMON \
+ POWERPC_FLAG_VRE | POWERPC_FLAG_SE | POWERPC_FLAG_BE | \
+ POWERPC_FLAG_PMM | POWERPC_FLAG_BUS_CLK | POWERPC_FLAG_CFAR | \
+ POWERPC_FLAG_VSX | POWERPC_FLAG_SCV
+
+#define POWERPC_POWER9_PCC_FLAGS \
+ POWERPC_POWER9_PCC_FLAGS_COMMON | POWERPC_FLAG_TM
+#define POWERPC_POWER10_PCC_FLAGS POWERPC_POWER9_PCC_FLAGS_COMMON
+
+#endif /* TARGET_PPC_CPU_INIT_H */
diff --git a/target/ppc/cpu_init.c b/target/ppc/cpu_init.c
index 636e12ba7a..48773ec831 100644
--- a/target/ppc/cpu_init.c
+++ b/target/ppc/cpu_init.c
@@ -51,6 +51,7 @@
#include "kvm_ppc.h"
#endif
+#include "cpu_init.h"
/* #define PPC_DEBUG_SPR */
/* #define USE_APPLE_GDB */
@@ -6412,57 +6413,14 @@ POWERPC_FAMILY(POWER9)(ObjectClass *oc, void *data)
dc->fw_name = "PowerPC,POWER9";
dc->desc = "POWER9";
pcc->pvr_match = ppc_pvr_match_power9;
- pcc->pcr_mask = PCR_COMPAT_2_05 | PCR_COMPAT_2_06 | PCR_COMPAT_2_07;
- pcc->pcr_supported = PCR_COMPAT_3_00 | PCR_COMPAT_2_07 | PCR_COMPAT_2_06 |
- PCR_COMPAT_2_05;
+ pcc->pcr_mask = POWERPC_POWER9_PCC_PCR_MASK;
+ pcc->pcr_supported = POWERPC_POWER9_PCC_PCR_SUPPORTED;
pcc->init_proc = init_proc_POWER9;
pcc->check_pow = check_pow_nocheck;
- pcc->insns_flags = PPC_INSNS_BASE | PPC_ISEL | PPC_STRING | PPC_MFTB |
- PPC_FLOAT | PPC_FLOAT_FSEL | PPC_FLOAT_FRES |
- PPC_FLOAT_FSQRT | PPC_FLOAT_FRSQRTE |
- PPC_FLOAT_FRSQRTES |
- PPC_FLOAT_STFIWX |
- PPC_FLOAT_EXT |
- PPC_CACHE | PPC_CACHE_ICBI | PPC_CACHE_DCBZ |
- PPC_MEM_SYNC | PPC_MEM_EIEIO |
- PPC_MEM_TLBIE | PPC_MEM_TLBSYNC |
- PPC_64B | PPC_64H | PPC_64BX | PPC_ALTIVEC |
- PPC_SEGMENT_64B | PPC_SLBI |
- PPC_POPCNTB | PPC_POPCNTWD |
- PPC_CILDST;
- pcc->insns_flags2 = PPC2_VSX | PPC2_VSX207 | PPC2_DFP | PPC2_DBRX |
- PPC2_PERM_ISA206 | PPC2_DIVE_ISA206 |
- PPC2_ATOMIC_ISA206 | PPC2_FP_CVT_ISA206 |
- PPC2_FP_TST_ISA206 | PPC2_BCTAR_ISA207 |
- PPC2_LSQ_ISA207 | PPC2_ALTIVEC_207 |
- PPC2_ISA205 | PPC2_ISA207S | PPC2_FP_CVT_S64 |
- PPC2_TM | PPC2_ISA300 | PPC2_PRCNTL | PPC2_MEM_LWSYNC |
- PPC2_BCDA_ISA206;
- pcc->msr_mask = (1ull << MSR_SF) |
- (1ull << MSR_HV) |
- (1ull << MSR_TM) |
- (1ull << MSR_VR) |
- (1ull << MSR_VSX) |
- (1ull << MSR_EE) |
- (1ull << MSR_PR) |
- (1ull << MSR_FP) |
- (1ull << MSR_ME) |
- (1ull << MSR_FE0) |
- (1ull << MSR_SE) |
- (1ull << MSR_DE) |
- (1ull << MSR_FE1) |
- (1ull << MSR_IR) |
- (1ull << MSR_DR) |
- (1ull << MSR_PMM) |
- (1ull << MSR_RI) |
- (1ull << MSR_LE);
- pcc->lpcr_mask = LPCR_VPM1 | LPCR_ISL | LPCR_KBV | LPCR_DPFD |
- (LPCR_PECE_U_MASK & LPCR_HVEE) | LPCR_ILE | LPCR_AIL |
- LPCR_UPRT | LPCR_EVIRT | LPCR_ONL | LPCR_HR | LPCR_LD |
- (LPCR_PECE_L_MASK & (LPCR_PDEE | LPCR_HDEE | LPCR_EEE |
- LPCR_DEE | LPCR_OEE))
- | LPCR_MER | LPCR_GTSE | LPCR_TC |
- LPCR_HEIC | LPCR_LPES0 | LPCR_HVICE | LPCR_HDICE;
+ pcc->insns_flags = POWERPC_FAMILY_POWER9_INSNS_FLAGS;
+ pcc->insns_flags2 = POWERPC_FAMILY_POWER9_INSNS_FLAGS2;
+ pcc->msr_mask = POWERPC_POWER9_PCC_MSR_MASK;
+ pcc->lpcr_mask = POWERPC_POWER9_PCC_LPCR_MASK;
pcc->lpcr_pm = LPCR_PDEE | LPCR_HDEE | LPCR_EEE | LPCR_DEE | LPCR_OEE;
pcc->mmu_model = POWERPC_MMU_3_00;
#if !defined(CONFIG_USER_ONLY)
@@ -6475,10 +6433,7 @@ POWERPC_FAMILY(POWER9)(ObjectClass *oc, void *data)
pcc->excp_model = POWERPC_EXCP_POWER9;
pcc->bus_model = PPC_FLAGS_INPUT_POWER9;
pcc->bfd_mach = bfd_mach_ppc64;
- pcc->flags = POWERPC_FLAG_VRE | POWERPC_FLAG_SE |
- POWERPC_FLAG_BE | POWERPC_FLAG_PMM |
- POWERPC_FLAG_BUS_CLK | POWERPC_FLAG_CFAR |
- POWERPC_FLAG_VSX | POWERPC_FLAG_TM | POWERPC_FLAG_SCV;
+ pcc->flags = POWERPC_POWER9_PCC_FLAGS;
pcc->l1_dcache_size = 0x8000;
pcc->l1_icache_size = 0x8000;
}
@@ -6557,59 +6512,14 @@ POWERPC_FAMILY(POWER10)(ObjectClass *oc, void *data)
dc->fw_name = "PowerPC,POWER10";
dc->desc = "POWER10";
pcc->pvr_match = ppc_pvr_match_power10;
- pcc->pcr_mask = PCR_COMPAT_2_05 | PCR_COMPAT_2_06 | PCR_COMPAT_2_07 |
- PCR_COMPAT_3_00;
- pcc->pcr_supported = PCR_COMPAT_3_10 | PCR_COMPAT_3_00 | PCR_COMPAT_2_07 |
- PCR_COMPAT_2_06 | PCR_COMPAT_2_05;
+ pcc->pcr_mask = POWERPC_POWER10_PCC_PCR_MASK;
+ pcc->pcr_supported = POWERPC_POWER10_PCC_PCR_SUPPORTED;
pcc->init_proc = init_proc_POWER10;
pcc->check_pow = check_pow_nocheck;
- pcc->insns_flags = PPC_INSNS_BASE | PPC_ISEL | PPC_STRING | PPC_MFTB |
- PPC_FLOAT | PPC_FLOAT_FSEL | PPC_FLOAT_FRES |
- PPC_FLOAT_FSQRT | PPC_FLOAT_FRSQRTE |
- PPC_FLOAT_FRSQRTES |
- PPC_FLOAT_STFIWX |
- PPC_FLOAT_EXT |
- PPC_CACHE | PPC_CACHE_ICBI | PPC_CACHE_DCBZ |
- PPC_MEM_SYNC | PPC_MEM_EIEIO |
- PPC_MEM_TLBIE | PPC_MEM_TLBSYNC |
- PPC_64B | PPC_64H | PPC_64BX | PPC_ALTIVEC |
- PPC_SEGMENT_64B | PPC_SLBI |
- PPC_POPCNTB | PPC_POPCNTWD |
- PPC_CILDST;
- pcc->insns_flags2 = PPC2_VSX | PPC2_VSX207 | PPC2_DFP | PPC2_DBRX |
- PPC2_PERM_ISA206 | PPC2_DIVE_ISA206 |
- PPC2_ATOMIC_ISA206 | PPC2_FP_CVT_ISA206 |
- PPC2_FP_TST_ISA206 | PPC2_BCTAR_ISA207 |
- PPC2_LSQ_ISA207 | PPC2_ALTIVEC_207 |
- PPC2_ISA205 | PPC2_ISA207S | PPC2_FP_CVT_S64 |
- PPC2_ISA300 | PPC2_PRCNTL | PPC2_ISA310 |
- PPC2_MEM_LWSYNC | PPC2_BCDA_ISA206;
- pcc->msr_mask = (1ull << MSR_SF) |
- (1ull << MSR_HV) |
- (1ull << MSR_VR) |
- (1ull << MSR_VSX) |
- (1ull << MSR_EE) |
- (1ull << MSR_PR) |
- (1ull << MSR_FP) |
- (1ull << MSR_ME) |
- (1ull << MSR_FE0) |
- (1ull << MSR_SE) |
- (1ull << MSR_DE) |
- (1ull << MSR_FE1) |
- (1ull << MSR_IR) |
- (1ull << MSR_DR) |
- (1ull << MSR_PMM) |
- (1ull << MSR_RI) |
- (1ull << MSR_LE);
- pcc->lpcr_mask = LPCR_VPM1 | LPCR_ISL | LPCR_KBV | LPCR_DPFD |
- (LPCR_PECE_U_MASK & LPCR_HVEE) | LPCR_ILE | LPCR_AIL |
- LPCR_UPRT | LPCR_EVIRT | LPCR_ONL | LPCR_HR | LPCR_LD |
- (LPCR_PECE_L_MASK & (LPCR_PDEE | LPCR_HDEE | LPCR_EEE |
- LPCR_DEE | LPCR_OEE))
- | LPCR_MER | LPCR_GTSE | LPCR_TC |
- LPCR_HEIC | LPCR_LPES0 | LPCR_HVICE | LPCR_HDICE;
- /* DD2 adds an extra HAIL bit */
- pcc->lpcr_mask |= LPCR_HAIL;
+ pcc->insns_flags = POWERPC_FAMILY_POWER10_INSNS_FLAGS;
+ pcc->insns_flags2 = POWERPC_FAMILY_POWER10_INSNS_FLAGS2;
+ pcc->msr_mask = POWERPC_POWER10_PCC_MSR_MASK;
+ pcc->lpcr_mask = POWERPC_POWER10_PCC_LPCR_MASK;
pcc->lpcr_pm = LPCR_PDEE | LPCR_HDEE | LPCR_EEE | LPCR_DEE | LPCR_OEE;
pcc->mmu_model = POWERPC_MMU_3_00;
@@ -6622,10 +6532,7 @@ POWERPC_FAMILY(POWER10)(ObjectClass *oc, void *data)
pcc->excp_model = POWERPC_EXCP_POWER10;
pcc->bus_model = PPC_FLAGS_INPUT_POWER9;
pcc->bfd_mach = bfd_mach_ppc64;
- pcc->flags = POWERPC_FLAG_VRE | POWERPC_FLAG_SE |
- POWERPC_FLAG_BE | POWERPC_FLAG_PMM |
- POWERPC_FLAG_BUS_CLK | POWERPC_FLAG_CFAR |
- POWERPC_FLAG_VSX | POWERPC_FLAG_SCV;
+ pcc->flags = POWERPC_POWER10_PCC_FLAGS;
pcc->l1_dcache_size = 0x8000;
pcc->l1_icache_size = 0x8000;
}
--
2.39.3On Mon, 20 May 2024, Harsh Prateek Bora wrote: > Power9/10 initialization code consists of a lot of logical OR of > various flag bits as supported by respective Power platform during its > initialization, most of which is duplicated and only selected bits are > added or removed as needed with each new platform support being added. > Remove the duplicate code and share using common macros. > > Signed-off-by: Harsh Prateek Bora <harshpb@linux.ibm.com> > --- > target/ppc/cpu_init.h | 79 +++++++++++++++++++++++++++ > target/ppc/cpu_init.c | 123 ++++++------------------------------------ > 2 files changed, 94 insertions(+), 108 deletions(-) > create mode 100644 target/ppc/cpu_init.h > > diff --git a/target/ppc/cpu_init.h b/target/ppc/cpu_init.h > new file mode 100644 > index 0000000000..29358bfdf6 > --- /dev/null > +++ b/target/ppc/cpu_init.h > @@ -0,0 +1,79 @@ > +#ifndef TARGET_PPC_CPU_INIT_H > +#define TARGET_PPC_CPU_INIT_H > + > +#define POWERPC_FAMILY_POWER9_INSNS_FLAGS \ > + PPC_INSNS_BASE | PPC_ISEL | PPC_STRING | PPC_MFTB | \ > + PPC_FLOAT | PPC_FLOAT_FSEL | PPC_FLOAT_FRES | \ > + PPC_FLOAT_FSQRT | PPC_FLOAT_FRSQRTE | PPC_FLOAT_FRSQRTES | \ > + PPC_FLOAT_STFIWX | PPC_FLOAT_EXT |PPC_CACHE | PPC_CACHE_ICBI | \ > + PPC_CACHE_DCBZ | PPC_MEM_SYNC | PPC_MEM_EIEIO | PPC_MEM_TLBIE | \ > + PPC_MEM_TLBSYNC | PPC_64B | PPC_64H | PPC_64BX | PPC_ALTIVEC | \ > + PPC_SEGMENT_64B | PPC_SLBI | PPC_POPCNTB | PPC_POPCNTWD | \ > + PPC_CILDST > +#define POWERPC_FAMILY_POWER10_INSNS_FLAGS \ > + POWERPC_FAMILY_POWER9_INSNS_FLAGS It's a good idea to make the cpu inits more readable but I'm not sure about having two names for the same thing. If these are the same could POWER10 also just use POWERPC_FAMILY_POWER9_INSNS_FLAGS (or if you really want to may call it POWERPC_FAMILY_POWER9_10_INSNS_FLAGS or similar but I think using earlier features where unchanged in newer CPU models would be OK and show these are the same). Regards, BALATON Zoltan > + > +#define POWERPC_FAMILY_POWER9_INSNS_FLAGS2_COMMON \ > + PPC2_VSX | PPC2_VSX207 | PPC2_DFP | PPC2_DBRX | \ > + PPC2_PERM_ISA206 | PPC2_DIVE_ISA206 | PPC2_ATOMIC_ISA206 | \ > + PPC2_FP_CVT_ISA206 | PPC2_FP_TST_ISA206 | PPC2_BCTAR_ISA207 | \ > + PPC2_LSQ_ISA207 | PPC2_ALTIVEC_207 | PPC2_ISA205 | \ > + PPC2_ISA207S | PPC2_FP_CVT_S64 | PPC2_ISA300 | PPC2_PRCNTL | \ > + PPC2_MEM_LWSYNC | PPC2_BCDA_ISA206 > + > +#define POWERPC_FAMILY_POWER9_INSNS_FLAGS2 \ > + POWERPC_FAMILY_POWER9_INSNS_FLAGS2_COMMON | PPC2_TM > +#define POWERPC_FAMILY_POWER10_INSNS_FLAGS2 \ > + POWERPC_FAMILY_POWER9_INSNS_FLAGS2_COMMON | PPC2_ISA310 > + > +#define POWERPC_POWER9_COMMON_PCC_MSR_MASK \ > + (1ull << MSR_SF) | \ > + (1ull << MSR_HV) | \ > + (1ull << MSR_VR) | \ > + (1ull << MSR_VSX) | \ > + (1ull << MSR_EE) | \ > + (1ull << MSR_PR) | \ > + (1ull << MSR_FP) | \ > + (1ull << MSR_ME) | \ > + (1ull << MSR_FE0) | \ > + (1ull << MSR_SE) | \ > + (1ull << MSR_DE) | \ > + (1ull << MSR_FE1) | \ > + (1ull << MSR_IR) | \ > + (1ull << MSR_DR) | \ > + (1ull << MSR_PMM) | \ > + (1ull << MSR_RI) | \ > + (1ull << MSR_LE) > + > +#define POWERPC_POWER9_PCC_MSR_MASK \ > + POWERPC_POWER9_COMMON_PCC_MSR_MASK | (1ull << MSR_TM) > +#define POWERPC_POWER10_PCC_MSR_MASK \ > + POWERPC_POWER9_COMMON_PCC_MSR_MASK > +#define POWERPC_POWER9_PCC_PCR_MASK \ > + PCR_COMPAT_2_05 | PCR_COMPAT_2_06 | PCR_COMPAT_2_07 > +#define POWERPC_POWER10_PCC_PCR_MASK \ > + POWERPC_POWER9_PCC_PCR_MASK | PCR_COMPAT_3_00 > +#define POWERPC_POWER9_PCC_PCR_SUPPORTED \ > + PCR_COMPAT_3_00 | PCR_COMPAT_2_07 | PCR_COMPAT_2_06 | PCR_COMPAT_2_05 > +#define POWERPC_POWER10_PCC_PCR_SUPPORTED \ > + POWERPC_POWER9_PCC_PCR_SUPPORTED | PCR_COMPAT_3_10 > +#define POWERPC_POWER9_PCC_LPCR_MASK \ > + LPCR_VPM1 | LPCR_ISL | LPCR_KBV | LPCR_DPFD | \ > + (LPCR_PECE_U_MASK & LPCR_HVEE) | LPCR_ILE | LPCR_AIL | \ > + LPCR_UPRT | LPCR_EVIRT | LPCR_ONL | LPCR_HR | LPCR_LD | \ > + (LPCR_PECE_L_MASK & (LPCR_PDEE|LPCR_HDEE|LPCR_EEE|LPCR_DEE|LPCR_OEE)) | \ > + LPCR_MER | LPCR_GTSE | LPCR_TC | LPCR_HEIC | LPCR_LPES0 | LPCR_HVICE | \ > + LPCR_HDICE > +/* DD2 adds an extra HAIL bit */ > +#define POWERPC_POWER10_PCC_LPCR_MASK \ > + POWERPC_POWER9_PCC_LPCR_MASK | LPCR_HAIL > +#define POWERPC_POWER9_PCC_FLAGS_COMMON \ > + POWERPC_FLAG_VRE | POWERPC_FLAG_SE | POWERPC_FLAG_BE | \ > + POWERPC_FLAG_PMM | POWERPC_FLAG_BUS_CLK | POWERPC_FLAG_CFAR | \ > + POWERPC_FLAG_VSX | POWERPC_FLAG_SCV > + > +#define POWERPC_POWER9_PCC_FLAGS \ > + POWERPC_POWER9_PCC_FLAGS_COMMON | POWERPC_FLAG_TM > +#define POWERPC_POWER10_PCC_FLAGS POWERPC_POWER9_PCC_FLAGS_COMMON > + > +#endif /* TARGET_PPC_CPU_INIT_H */ > diff --git a/target/ppc/cpu_init.c b/target/ppc/cpu_init.c > index 636e12ba7a..48773ec831 100644 > --- a/target/ppc/cpu_init.c > +++ b/target/ppc/cpu_init.c > @@ -51,6 +51,7 @@ > #include "kvm_ppc.h" > #endif > > +#include "cpu_init.h" > /* #define PPC_DEBUG_SPR */ > /* #define USE_APPLE_GDB */ > > @@ -6412,57 +6413,14 @@ POWERPC_FAMILY(POWER9)(ObjectClass *oc, void *data) > dc->fw_name = "PowerPC,POWER9"; > dc->desc = "POWER9"; > pcc->pvr_match = ppc_pvr_match_power9; > - pcc->pcr_mask = PCR_COMPAT_2_05 | PCR_COMPAT_2_06 | PCR_COMPAT_2_07; > - pcc->pcr_supported = PCR_COMPAT_3_00 | PCR_COMPAT_2_07 | PCR_COMPAT_2_06 | > - PCR_COMPAT_2_05; > + pcc->pcr_mask = POWERPC_POWER9_PCC_PCR_MASK; > + pcc->pcr_supported = POWERPC_POWER9_PCC_PCR_SUPPORTED; > pcc->init_proc = init_proc_POWER9; > pcc->check_pow = check_pow_nocheck; > - pcc->insns_flags = PPC_INSNS_BASE | PPC_ISEL | PPC_STRING | PPC_MFTB | > - PPC_FLOAT | PPC_FLOAT_FSEL | PPC_FLOAT_FRES | > - PPC_FLOAT_FSQRT | PPC_FLOAT_FRSQRTE | > - PPC_FLOAT_FRSQRTES | > - PPC_FLOAT_STFIWX | > - PPC_FLOAT_EXT | > - PPC_CACHE | PPC_CACHE_ICBI | PPC_CACHE_DCBZ | > - PPC_MEM_SYNC | PPC_MEM_EIEIO | > - PPC_MEM_TLBIE | PPC_MEM_TLBSYNC | > - PPC_64B | PPC_64H | PPC_64BX | PPC_ALTIVEC | > - PPC_SEGMENT_64B | PPC_SLBI | > - PPC_POPCNTB | PPC_POPCNTWD | > - PPC_CILDST; > - pcc->insns_flags2 = PPC2_VSX | PPC2_VSX207 | PPC2_DFP | PPC2_DBRX | > - PPC2_PERM_ISA206 | PPC2_DIVE_ISA206 | > - PPC2_ATOMIC_ISA206 | PPC2_FP_CVT_ISA206 | > - PPC2_FP_TST_ISA206 | PPC2_BCTAR_ISA207 | > - PPC2_LSQ_ISA207 | PPC2_ALTIVEC_207 | > - PPC2_ISA205 | PPC2_ISA207S | PPC2_FP_CVT_S64 | > - PPC2_TM | PPC2_ISA300 | PPC2_PRCNTL | PPC2_MEM_LWSYNC | > - PPC2_BCDA_ISA206; > - pcc->msr_mask = (1ull << MSR_SF) | > - (1ull << MSR_HV) | > - (1ull << MSR_TM) | > - (1ull << MSR_VR) | > - (1ull << MSR_VSX) | > - (1ull << MSR_EE) | > - (1ull << MSR_PR) | > - (1ull << MSR_FP) | > - (1ull << MSR_ME) | > - (1ull << MSR_FE0) | > - (1ull << MSR_SE) | > - (1ull << MSR_DE) | > - (1ull << MSR_FE1) | > - (1ull << MSR_IR) | > - (1ull << MSR_DR) | > - (1ull << MSR_PMM) | > - (1ull << MSR_RI) | > - (1ull << MSR_LE); > - pcc->lpcr_mask = LPCR_VPM1 | LPCR_ISL | LPCR_KBV | LPCR_DPFD | > - (LPCR_PECE_U_MASK & LPCR_HVEE) | LPCR_ILE | LPCR_AIL | > - LPCR_UPRT | LPCR_EVIRT | LPCR_ONL | LPCR_HR | LPCR_LD | > - (LPCR_PECE_L_MASK & (LPCR_PDEE | LPCR_HDEE | LPCR_EEE | > - LPCR_DEE | LPCR_OEE)) > - | LPCR_MER | LPCR_GTSE | LPCR_TC | > - LPCR_HEIC | LPCR_LPES0 | LPCR_HVICE | LPCR_HDICE; > + pcc->insns_flags = POWERPC_FAMILY_POWER9_INSNS_FLAGS; > + pcc->insns_flags2 = POWERPC_FAMILY_POWER9_INSNS_FLAGS2; > + pcc->msr_mask = POWERPC_POWER9_PCC_MSR_MASK; > + pcc->lpcr_mask = POWERPC_POWER9_PCC_LPCR_MASK; > pcc->lpcr_pm = LPCR_PDEE | LPCR_HDEE | LPCR_EEE | LPCR_DEE | LPCR_OEE; > pcc->mmu_model = POWERPC_MMU_3_00; > #if !defined(CONFIG_USER_ONLY) > @@ -6475,10 +6433,7 @@ POWERPC_FAMILY(POWER9)(ObjectClass *oc, void *data) > pcc->excp_model = POWERPC_EXCP_POWER9; > pcc->bus_model = PPC_FLAGS_INPUT_POWER9; > pcc->bfd_mach = bfd_mach_ppc64; > - pcc->flags = POWERPC_FLAG_VRE | POWERPC_FLAG_SE | > - POWERPC_FLAG_BE | POWERPC_FLAG_PMM | > - POWERPC_FLAG_BUS_CLK | POWERPC_FLAG_CFAR | > - POWERPC_FLAG_VSX | POWERPC_FLAG_TM | POWERPC_FLAG_SCV; > + pcc->flags = POWERPC_POWER9_PCC_FLAGS; > pcc->l1_dcache_size = 0x8000; > pcc->l1_icache_size = 0x8000; > } > @@ -6557,59 +6512,14 @@ POWERPC_FAMILY(POWER10)(ObjectClass *oc, void *data) > dc->fw_name = "PowerPC,POWER10"; > dc->desc = "POWER10"; > pcc->pvr_match = ppc_pvr_match_power10; > - pcc->pcr_mask = PCR_COMPAT_2_05 | PCR_COMPAT_2_06 | PCR_COMPAT_2_07 | > - PCR_COMPAT_3_00; > - pcc->pcr_supported = PCR_COMPAT_3_10 | PCR_COMPAT_3_00 | PCR_COMPAT_2_07 | > - PCR_COMPAT_2_06 | PCR_COMPAT_2_05; > + pcc->pcr_mask = POWERPC_POWER10_PCC_PCR_MASK; > + pcc->pcr_supported = POWERPC_POWER10_PCC_PCR_SUPPORTED; > pcc->init_proc = init_proc_POWER10; > pcc->check_pow = check_pow_nocheck; > - pcc->insns_flags = PPC_INSNS_BASE | PPC_ISEL | PPC_STRING | PPC_MFTB | > - PPC_FLOAT | PPC_FLOAT_FSEL | PPC_FLOAT_FRES | > - PPC_FLOAT_FSQRT | PPC_FLOAT_FRSQRTE | > - PPC_FLOAT_FRSQRTES | > - PPC_FLOAT_STFIWX | > - PPC_FLOAT_EXT | > - PPC_CACHE | PPC_CACHE_ICBI | PPC_CACHE_DCBZ | > - PPC_MEM_SYNC | PPC_MEM_EIEIO | > - PPC_MEM_TLBIE | PPC_MEM_TLBSYNC | > - PPC_64B | PPC_64H | PPC_64BX | PPC_ALTIVEC | > - PPC_SEGMENT_64B | PPC_SLBI | > - PPC_POPCNTB | PPC_POPCNTWD | > - PPC_CILDST; > - pcc->insns_flags2 = PPC2_VSX | PPC2_VSX207 | PPC2_DFP | PPC2_DBRX | > - PPC2_PERM_ISA206 | PPC2_DIVE_ISA206 | > - PPC2_ATOMIC_ISA206 | PPC2_FP_CVT_ISA206 | > - PPC2_FP_TST_ISA206 | PPC2_BCTAR_ISA207 | > - PPC2_LSQ_ISA207 | PPC2_ALTIVEC_207 | > - PPC2_ISA205 | PPC2_ISA207S | PPC2_FP_CVT_S64 | > - PPC2_ISA300 | PPC2_PRCNTL | PPC2_ISA310 | > - PPC2_MEM_LWSYNC | PPC2_BCDA_ISA206; > - pcc->msr_mask = (1ull << MSR_SF) | > - (1ull << MSR_HV) | > - (1ull << MSR_VR) | > - (1ull << MSR_VSX) | > - (1ull << MSR_EE) | > - (1ull << MSR_PR) | > - (1ull << MSR_FP) | > - (1ull << MSR_ME) | > - (1ull << MSR_FE0) | > - (1ull << MSR_SE) | > - (1ull << MSR_DE) | > - (1ull << MSR_FE1) | > - (1ull << MSR_IR) | > - (1ull << MSR_DR) | > - (1ull << MSR_PMM) | > - (1ull << MSR_RI) | > - (1ull << MSR_LE); > - pcc->lpcr_mask = LPCR_VPM1 | LPCR_ISL | LPCR_KBV | LPCR_DPFD | > - (LPCR_PECE_U_MASK & LPCR_HVEE) | LPCR_ILE | LPCR_AIL | > - LPCR_UPRT | LPCR_EVIRT | LPCR_ONL | LPCR_HR | LPCR_LD | > - (LPCR_PECE_L_MASK & (LPCR_PDEE | LPCR_HDEE | LPCR_EEE | > - LPCR_DEE | LPCR_OEE)) > - | LPCR_MER | LPCR_GTSE | LPCR_TC | > - LPCR_HEIC | LPCR_LPES0 | LPCR_HVICE | LPCR_HDICE; > - /* DD2 adds an extra HAIL bit */ > - pcc->lpcr_mask |= LPCR_HAIL; > + pcc->insns_flags = POWERPC_FAMILY_POWER10_INSNS_FLAGS; > + pcc->insns_flags2 = POWERPC_FAMILY_POWER10_INSNS_FLAGS2; > + pcc->msr_mask = POWERPC_POWER10_PCC_MSR_MASK; > + pcc->lpcr_mask = POWERPC_POWER10_PCC_LPCR_MASK; > > pcc->lpcr_pm = LPCR_PDEE | LPCR_HDEE | LPCR_EEE | LPCR_DEE | LPCR_OEE; > pcc->mmu_model = POWERPC_MMU_3_00; > @@ -6622,10 +6532,7 @@ POWERPC_FAMILY(POWER10)(ObjectClass *oc, void *data) > pcc->excp_model = POWERPC_EXCP_POWER10; > pcc->bus_model = PPC_FLAGS_INPUT_POWER9; > pcc->bfd_mach = bfd_mach_ppc64; > - pcc->flags = POWERPC_FLAG_VRE | POWERPC_FLAG_SE | > - POWERPC_FLAG_BE | POWERPC_FLAG_PMM | > - POWERPC_FLAG_BUS_CLK | POWERPC_FLAG_CFAR | > - POWERPC_FLAG_VSX | POWERPC_FLAG_SCV; > + pcc->flags = POWERPC_POWER10_PCC_FLAGS; > pcc->l1_dcache_size = 0x8000; > pcc->l1_icache_size = 0x8000; > } >
Hi BALATON, On 5/20/24 17:22, BALATON Zoltan wrote: > On Mon, 20 May 2024, Harsh Prateek Bora wrote: >> Power9/10 initialization code consists of a lot of logical OR of >> various flag bits as supported by respective Power platform during its >> initialization, most of which is duplicated and only selected bits are >> added or removed as needed with each new platform support being added. >> Remove the duplicate code and share using common macros. >> >> Signed-off-by: Harsh Prateek Bora <harshpb@linux.ibm.com> >> --- >> target/ppc/cpu_init.h | 79 +++++++++++++++++++++++++++ >> target/ppc/cpu_init.c | 123 ++++++------------------------------------ >> 2 files changed, 94 insertions(+), 108 deletions(-) >> create mode 100644 target/ppc/cpu_init.h >> >> diff --git a/target/ppc/cpu_init.h b/target/ppc/cpu_init.h >> new file mode 100644 >> index 0000000000..29358bfdf6 >> --- /dev/null >> +++ b/target/ppc/cpu_init.h >> @@ -0,0 +1,79 @@ >> +#ifndef TARGET_PPC_CPU_INIT_H >> +#define TARGET_PPC_CPU_INIT_H >> + >> +#define POWERPC_FAMILY_POWER9_INSNS_FLAGS \ >> + PPC_INSNS_BASE | PPC_ISEL | PPC_STRING | PPC_MFTB | \ >> + PPC_FLOAT | PPC_FLOAT_FSEL | PPC_FLOAT_FRES | \ >> + PPC_FLOAT_FSQRT | PPC_FLOAT_FRSQRTE | PPC_FLOAT_FRSQRTES | \ >> + PPC_FLOAT_STFIWX | PPC_FLOAT_EXT |PPC_CACHE | PPC_CACHE_ICBI | \ >> + PPC_CACHE_DCBZ | PPC_MEM_SYNC | PPC_MEM_EIEIO | PPC_MEM_TLBIE | \ >> + PPC_MEM_TLBSYNC | PPC_64B | PPC_64H | PPC_64BX | PPC_ALTIVEC | \ >> + PPC_SEGMENT_64B | PPC_SLBI | PPC_POPCNTB | PPC_POPCNTWD | \ >> + PPC_CILDST >> +#define POWERPC_FAMILY_POWER10_INSNS_FLAGS \ >> + POWERPC_FAMILY_POWER9_INSNS_FLAGS > > It's a good idea to make the cpu inits more readable but I'm not sure > about having two names for the same thing. If these are the same could > POWER10 also just use POWERPC_FAMILY_POWER9_INSNS_FLAGS (or if you > really want to may call it POWERPC_FAMILY_POWER9_10_INSNS_FLAGS or > similar but I think using earlier features where unchanged in newer CPU > models would be OK and show these are the same). Thanks for your valuable review comments on this series. I have addressed them and posted in v2. regards, Harsh > > Regards, > BALATON Zoltan > >> + >> +#define POWERPC_FAMILY_POWER9_INSNS_FLAGS2_COMMON \ >> + PPC2_VSX | PPC2_VSX207 | PPC2_DFP | PPC2_DBRX | \ >> + PPC2_PERM_ISA206 | PPC2_DIVE_ISA206 | PPC2_ATOMIC_ISA206 | \ >> + PPC2_FP_CVT_ISA206 | PPC2_FP_TST_ISA206 | PPC2_BCTAR_ISA207 | \ >> + PPC2_LSQ_ISA207 | PPC2_ALTIVEC_207 | PPC2_ISA205 | \ >> + PPC2_ISA207S | PPC2_FP_CVT_S64 | PPC2_ISA300 | PPC2_PRCNTL | \ >> + PPC2_MEM_LWSYNC | PPC2_BCDA_ISA206 >> + >> +#define POWERPC_FAMILY_POWER9_INSNS_FLAGS2 \ >> + POWERPC_FAMILY_POWER9_INSNS_FLAGS2_COMMON | PPC2_TM >> +#define POWERPC_FAMILY_POWER10_INSNS_FLAGS2 \ >> + POWERPC_FAMILY_POWER9_INSNS_FLAGS2_COMMON | PPC2_ISA310 >> + >> +#define POWERPC_POWER9_COMMON_PCC_MSR_MASK \ >> + (1ull << MSR_SF) | \ >> + (1ull << MSR_HV) | \ >> + (1ull << MSR_VR) | \ >> + (1ull << MSR_VSX) | \ >> + (1ull << MSR_EE) | \ >> + (1ull << MSR_PR) | \ >> + (1ull << MSR_FP) | \ >> + (1ull << MSR_ME) | \ >> + (1ull << MSR_FE0) | \ >> + (1ull << MSR_SE) | \ >> + (1ull << MSR_DE) | \ >> + (1ull << MSR_FE1) | \ >> + (1ull << MSR_IR) | \ >> + (1ull << MSR_DR) | \ >> + (1ull << MSR_PMM) | \ >> + (1ull << MSR_RI) | \ >> + (1ull << MSR_LE) >> + >> +#define POWERPC_POWER9_PCC_MSR_MASK \ >> + POWERPC_POWER9_COMMON_PCC_MSR_MASK | (1ull << MSR_TM) >> +#define POWERPC_POWER10_PCC_MSR_MASK \ >> + POWERPC_POWER9_COMMON_PCC_MSR_MASK >> +#define POWERPC_POWER9_PCC_PCR_MASK \ >> + PCR_COMPAT_2_05 | PCR_COMPAT_2_06 | PCR_COMPAT_2_07 >> +#define POWERPC_POWER10_PCC_PCR_MASK \ >> + POWERPC_POWER9_PCC_PCR_MASK | PCR_COMPAT_3_00 >> +#define POWERPC_POWER9_PCC_PCR_SUPPORTED \ >> + PCR_COMPAT_3_00 | PCR_COMPAT_2_07 | PCR_COMPAT_2_06 | >> PCR_COMPAT_2_05 >> +#define POWERPC_POWER10_PCC_PCR_SUPPORTED \ >> + POWERPC_POWER9_PCC_PCR_SUPPORTED | PCR_COMPAT_3_10 >> +#define >> POWERPC_POWER9_PCC_LPCR_MASK \ >> + LPCR_VPM1 | LPCR_ISL | LPCR_KBV | LPCR_DPFD >> | \ >> + (LPCR_PECE_U_MASK & LPCR_HVEE) | LPCR_ILE | LPCR_AIL >> | \ >> + LPCR_UPRT | LPCR_EVIRT | LPCR_ONL | LPCR_HR | LPCR_LD >> | \ >> + (LPCR_PECE_L_MASK & >> (LPCR_PDEE|LPCR_HDEE|LPCR_EEE|LPCR_DEE|LPCR_OEE)) | \ >> + LPCR_MER | LPCR_GTSE | LPCR_TC | LPCR_HEIC | LPCR_LPES0 | >> LPCR_HVICE | \ >> + LPCR_HDICE >> +/* DD2 adds an extra HAIL bit */ >> +#define POWERPC_POWER10_PCC_LPCR_MASK \ >> + POWERPC_POWER9_PCC_LPCR_MASK | LPCR_HAIL >> +#define >> POWERPC_POWER9_PCC_FLAGS_COMMON \ >> + POWERPC_FLAG_VRE | POWERPC_FLAG_SE | POWERPC_FLAG_BE >> | \ >> + POWERPC_FLAG_PMM | POWERPC_FLAG_BUS_CLK | POWERPC_FLAG_CFAR >> | \ >> + POWERPC_FLAG_VSX | POWERPC_FLAG_SCV >> + >> +#define POWERPC_POWER9_PCC_FLAGS \ >> + POWERPC_POWER9_PCC_FLAGS_COMMON | POWERPC_FLAG_TM >> +#define POWERPC_POWER10_PCC_FLAGS POWERPC_POWER9_PCC_FLAGS_COMMON >> + >> +#endif /* TARGET_PPC_CPU_INIT_H */ >> diff --git a/target/ppc/cpu_init.c b/target/ppc/cpu_init.c >> index 636e12ba7a..48773ec831 100644 >> --- a/target/ppc/cpu_init.c >> +++ b/target/ppc/cpu_init.c >> @@ -51,6 +51,7 @@ >> #include "kvm_ppc.h" >> #endif >> >> +#include "cpu_init.h" >> /* #define PPC_DEBUG_SPR */ >> /* #define USE_APPLE_GDB */ >> >> @@ -6412,57 +6413,14 @@ POWERPC_FAMILY(POWER9)(ObjectClass *oc, void >> *data) >> dc->fw_name = "PowerPC,POWER9"; >> dc->desc = "POWER9"; >> pcc->pvr_match = ppc_pvr_match_power9; >> - pcc->pcr_mask = PCR_COMPAT_2_05 | PCR_COMPAT_2_06 | PCR_COMPAT_2_07; >> - pcc->pcr_supported = PCR_COMPAT_3_00 | PCR_COMPAT_2_07 | >> PCR_COMPAT_2_06 | >> - PCR_COMPAT_2_05; >> + pcc->pcr_mask = POWERPC_POWER9_PCC_PCR_MASK; >> + pcc->pcr_supported = POWERPC_POWER9_PCC_PCR_SUPPORTED; >> pcc->init_proc = init_proc_POWER9; >> pcc->check_pow = check_pow_nocheck; >> - pcc->insns_flags = PPC_INSNS_BASE | PPC_ISEL | PPC_STRING | >> PPC_MFTB | >> - PPC_FLOAT | PPC_FLOAT_FSEL | PPC_FLOAT_FRES | >> - PPC_FLOAT_FSQRT | PPC_FLOAT_FRSQRTE | >> - PPC_FLOAT_FRSQRTES | >> - PPC_FLOAT_STFIWX | >> - PPC_FLOAT_EXT | >> - PPC_CACHE | PPC_CACHE_ICBI | PPC_CACHE_DCBZ | >> - PPC_MEM_SYNC | PPC_MEM_EIEIO | >> - PPC_MEM_TLBIE | PPC_MEM_TLBSYNC | >> - PPC_64B | PPC_64H | PPC_64BX | PPC_ALTIVEC | >> - PPC_SEGMENT_64B | PPC_SLBI | >> - PPC_POPCNTB | PPC_POPCNTWD | >> - PPC_CILDST; >> - pcc->insns_flags2 = PPC2_VSX | PPC2_VSX207 | PPC2_DFP | PPC2_DBRX | >> - PPC2_PERM_ISA206 | PPC2_DIVE_ISA206 | >> - PPC2_ATOMIC_ISA206 | PPC2_FP_CVT_ISA206 | >> - PPC2_FP_TST_ISA206 | PPC2_BCTAR_ISA207 | >> - PPC2_LSQ_ISA207 | PPC2_ALTIVEC_207 | >> - PPC2_ISA205 | PPC2_ISA207S | PPC2_FP_CVT_S64 | >> - PPC2_TM | PPC2_ISA300 | PPC2_PRCNTL | >> PPC2_MEM_LWSYNC | >> - PPC2_BCDA_ISA206; >> - pcc->msr_mask = (1ull << MSR_SF) | >> - (1ull << MSR_HV) | >> - (1ull << MSR_TM) | >> - (1ull << MSR_VR) | >> - (1ull << MSR_VSX) | >> - (1ull << MSR_EE) | >> - (1ull << MSR_PR) | >> - (1ull << MSR_FP) | >> - (1ull << MSR_ME) | >> - (1ull << MSR_FE0) | >> - (1ull << MSR_SE) | >> - (1ull << MSR_DE) | >> - (1ull << MSR_FE1) | >> - (1ull << MSR_IR) | >> - (1ull << MSR_DR) | >> - (1ull << MSR_PMM) | >> - (1ull << MSR_RI) | >> - (1ull << MSR_LE); >> - pcc->lpcr_mask = LPCR_VPM1 | LPCR_ISL | LPCR_KBV | LPCR_DPFD | >> - (LPCR_PECE_U_MASK & LPCR_HVEE) | LPCR_ILE | LPCR_AIL | >> - LPCR_UPRT | LPCR_EVIRT | LPCR_ONL | LPCR_HR | LPCR_LD | >> - (LPCR_PECE_L_MASK & (LPCR_PDEE | LPCR_HDEE | LPCR_EEE | >> - LPCR_DEE | LPCR_OEE)) >> - | LPCR_MER | LPCR_GTSE | LPCR_TC | >> - LPCR_HEIC | LPCR_LPES0 | LPCR_HVICE | LPCR_HDICE; >> + pcc->insns_flags = POWERPC_FAMILY_POWER9_INSNS_FLAGS; >> + pcc->insns_flags2 = POWERPC_FAMILY_POWER9_INSNS_FLAGS2; >> + pcc->msr_mask = POWERPC_POWER9_PCC_MSR_MASK; >> + pcc->lpcr_mask = POWERPC_POWER9_PCC_LPCR_MASK; >> pcc->lpcr_pm = LPCR_PDEE | LPCR_HDEE | LPCR_EEE | LPCR_DEE | >> LPCR_OEE; >> pcc->mmu_model = POWERPC_MMU_3_00; >> #if !defined(CONFIG_USER_ONLY) >> @@ -6475,10 +6433,7 @@ POWERPC_FAMILY(POWER9)(ObjectClass *oc, void >> *data) >> pcc->excp_model = POWERPC_EXCP_POWER9; >> pcc->bus_model = PPC_FLAGS_INPUT_POWER9; >> pcc->bfd_mach = bfd_mach_ppc64; >> - pcc->flags = POWERPC_FLAG_VRE | POWERPC_FLAG_SE | >> - POWERPC_FLAG_BE | POWERPC_FLAG_PMM | >> - POWERPC_FLAG_BUS_CLK | POWERPC_FLAG_CFAR | >> - POWERPC_FLAG_VSX | POWERPC_FLAG_TM | POWERPC_FLAG_SCV; >> + pcc->flags = POWERPC_POWER9_PCC_FLAGS; >> pcc->l1_dcache_size = 0x8000; >> pcc->l1_icache_size = 0x8000; >> } >> @@ -6557,59 +6512,14 @@ POWERPC_FAMILY(POWER10)(ObjectClass *oc, void >> *data) >> dc->fw_name = "PowerPC,POWER10"; >> dc->desc = "POWER10"; >> pcc->pvr_match = ppc_pvr_match_power10; >> - pcc->pcr_mask = PCR_COMPAT_2_05 | PCR_COMPAT_2_06 | >> PCR_COMPAT_2_07 | >> - PCR_COMPAT_3_00; >> - pcc->pcr_supported = PCR_COMPAT_3_10 | PCR_COMPAT_3_00 | >> PCR_COMPAT_2_07 | >> - PCR_COMPAT_2_06 | PCR_COMPAT_2_05; >> + pcc->pcr_mask = POWERPC_POWER10_PCC_PCR_MASK; >> + pcc->pcr_supported = POWERPC_POWER10_PCC_PCR_SUPPORTED; >> pcc->init_proc = init_proc_POWER10; >> pcc->check_pow = check_pow_nocheck; >> - pcc->insns_flags = PPC_INSNS_BASE | PPC_ISEL | PPC_STRING | >> PPC_MFTB | >> - PPC_FLOAT | PPC_FLOAT_FSEL | PPC_FLOAT_FRES | >> - PPC_FLOAT_FSQRT | PPC_FLOAT_FRSQRTE | >> - PPC_FLOAT_FRSQRTES | >> - PPC_FLOAT_STFIWX | >> - PPC_FLOAT_EXT | >> - PPC_CACHE | PPC_CACHE_ICBI | PPC_CACHE_DCBZ | >> - PPC_MEM_SYNC | PPC_MEM_EIEIO | >> - PPC_MEM_TLBIE | PPC_MEM_TLBSYNC | >> - PPC_64B | PPC_64H | PPC_64BX | PPC_ALTIVEC | >> - PPC_SEGMENT_64B | PPC_SLBI | >> - PPC_POPCNTB | PPC_POPCNTWD | >> - PPC_CILDST; >> - pcc->insns_flags2 = PPC2_VSX | PPC2_VSX207 | PPC2_DFP | PPC2_DBRX | >> - PPC2_PERM_ISA206 | PPC2_DIVE_ISA206 | >> - PPC2_ATOMIC_ISA206 | PPC2_FP_CVT_ISA206 | >> - PPC2_FP_TST_ISA206 | PPC2_BCTAR_ISA207 | >> - PPC2_LSQ_ISA207 | PPC2_ALTIVEC_207 | >> - PPC2_ISA205 | PPC2_ISA207S | PPC2_FP_CVT_S64 | >> - PPC2_ISA300 | PPC2_PRCNTL | PPC2_ISA310 | >> - PPC2_MEM_LWSYNC | PPC2_BCDA_ISA206; >> - pcc->msr_mask = (1ull << MSR_SF) | >> - (1ull << MSR_HV) | >> - (1ull << MSR_VR) | >> - (1ull << MSR_VSX) | >> - (1ull << MSR_EE) | >> - (1ull << MSR_PR) | >> - (1ull << MSR_FP) | >> - (1ull << MSR_ME) | >> - (1ull << MSR_FE0) | >> - (1ull << MSR_SE) | >> - (1ull << MSR_DE) | >> - (1ull << MSR_FE1) | >> - (1ull << MSR_IR) | >> - (1ull << MSR_DR) | >> - (1ull << MSR_PMM) | >> - (1ull << MSR_RI) | >> - (1ull << MSR_LE); >> - pcc->lpcr_mask = LPCR_VPM1 | LPCR_ISL | LPCR_KBV | LPCR_DPFD | >> - (LPCR_PECE_U_MASK & LPCR_HVEE) | LPCR_ILE | LPCR_AIL | >> - LPCR_UPRT | LPCR_EVIRT | LPCR_ONL | LPCR_HR | LPCR_LD | >> - (LPCR_PECE_L_MASK & (LPCR_PDEE | LPCR_HDEE | LPCR_EEE | >> - LPCR_DEE | LPCR_OEE)) >> - | LPCR_MER | LPCR_GTSE | LPCR_TC | >> - LPCR_HEIC | LPCR_LPES0 | LPCR_HVICE | LPCR_HDICE; >> - /* DD2 adds an extra HAIL bit */ >> - pcc->lpcr_mask |= LPCR_HAIL; >> + pcc->insns_flags = POWERPC_FAMILY_POWER10_INSNS_FLAGS; >> + pcc->insns_flags2 = POWERPC_FAMILY_POWER10_INSNS_FLAGS2; >> + pcc->msr_mask = POWERPC_POWER10_PCC_MSR_MASK; >> + pcc->lpcr_mask = POWERPC_POWER10_PCC_LPCR_MASK; >> >> pcc->lpcr_pm = LPCR_PDEE | LPCR_HDEE | LPCR_EEE | LPCR_DEE | >> LPCR_OEE; >> pcc->mmu_model = POWERPC_MMU_3_00; >> @@ -6622,10 +6532,7 @@ POWERPC_FAMILY(POWER10)(ObjectClass *oc, void >> *data) >> pcc->excp_model = POWERPC_EXCP_POWER10; >> pcc->bus_model = PPC_FLAGS_INPUT_POWER9; >> pcc->bfd_mach = bfd_mach_ppc64; >> - pcc->flags = POWERPC_FLAG_VRE | POWERPC_FLAG_SE | >> - POWERPC_FLAG_BE | POWERPC_FLAG_PMM | >> - POWERPC_FLAG_BUS_CLK | POWERPC_FLAG_CFAR | >> - POWERPC_FLAG_VSX | POWERPC_FLAG_SCV; >> + pcc->flags = POWERPC_POWER10_PCC_FLAGS; >> pcc->l1_dcache_size = 0x8000; >> pcc->l1_icache_size = 0x8000; >> } >>
© 2016 - 2024 Red Hat, Inc.