target/riscv: Misc header cleanups

[PATCH v2 1/4] target/riscv: Remove unused 'instmap.h' header in translate.c

Philippe Mathieu-Daudé posted 4 patches 2 years, 7 months ago

Download mbox

Maintainers: Palmer Dabbelt <palmer@dabbelt.com>, Alistair Francis <alistair.francis@wdc.com>, Bin Meng <bin.meng@windriver.com>, Weiwei Li <liweiwei@iscas.ac.cn>, Daniel Henrique Barboza <dbarboza@ventanamicro.com>, Liu Zhiwei <zhiwei_liu@linux.alibaba.com>

Expand all Fold all

[PATCH v2 1/4] target/riscv: Remove unused 'instmap.h' header in translate.c

Posted by Philippe Mathieu-Daudé 2 years, 7 months ago

Signed-off-by: Philippe Mathieu-Daudé <philmd@linaro.org>
---
 target/riscv/translate.c | 1 -
 1 file changed, 1 deletion(-)

diff --git a/target/riscv/translate.c b/target/riscv/translate.c
index 98d54c5617..c0379af418 100644
--- a/target/riscv/translate.c
+++ b/target/riscv/translate.c
@@ -30,7 +30,6 @@
 #include "exec/log.h"
 #include "semihosting/semihost.h"
 
-#include "instmap.h"
 #include "internals.h"
 
 #define HELPER_H "helper.h"
-- 
2.38.1

Re: [PATCH v2 1/4] target/riscv: Remove unused 'instmap.h' header in translate.c

Posted by Daniel Henrique Barboza 2 years, 7 months ago


On 6/28/23 03:32, Philippe Mathieu-Daudé wrote:
> Signed-off-by: Philippe Mathieu-Daudé <philmd@linaro.org>
> ---

Reviewed-by: Daniel Henrique Barboza <dbarboza@ventanamicro.com>

>   target/riscv/translate.c | 1 -
>   1 file changed, 1 deletion(-)
> 
> diff --git a/target/riscv/translate.c b/target/riscv/translate.c
> index 98d54c5617..c0379af418 100644
> --- a/target/riscv/translate.c
> +++ b/target/riscv/translate.c
> @@ -30,7 +30,6 @@
>   #include "exec/log.h"
>   #include "semihosting/semihost.h"
>   
> -#include "instmap.h"
>   #include "internals.h"
>   
>   #define HELPER_H "helper.h"

[PATCH v2 1/4] target/riscv: Remove unused 'instmap.h' header in translate.c
[PATCH v2 2/4] target/riscv: Restrict sysemu specific header to user emulation
[PATCH v2 3/4] target/riscv: Restrict 'rv128' machine to TCG accelerator
[PATCH v2 4/4] target/riscv: Restrict riscv_cpu_do_interrupt() to sysemu