[v1] target/riscv: Initial support for native debug feature via M-mode CSRs

[PATCH 0/5] target/riscv: Initial support for native debug feature via M-mode CSRs

Bin Meng posted 5 patches 4 years, 3 months ago

Diff against v2 v3 v3 v3
Download series mbox

Test checkpatch passed

Patches applied successfully (tree, apply log)
git fetch https://github.com/patchew-project/qemu tags/patchew/20211029152535.2055096-1-bin.meng@windriver.com

Maintainers: Bin Meng <bin.meng@windriver.com>, Alistair Francis <alistair.francis@wdc.com>, Palmer Dabbelt <palmer@dabbelt.com>, Paolo Bonzini <pbonzini@redhat.com>, Richard Henderson <richard.henderson@linaro.org>

There is a newer version of this series

include/hw/core/tcg-cpu-ops.h |   1 +
target/riscv/cpu.h            |   7 +
target/riscv/debug.h          | 114 +++++++++
target/riscv/cpu.c            |  14 ++
target/riscv/csr.c            |  57 +++++
target/riscv/debug.c          | 439 ++++++++++++++++++++++++++++++++++
target/riscv/meson.build      |   1 +
7 files changed, 633 insertions(+)
create mode 100644 target/riscv/debug.h
create mode 100644 target/riscv/debug.c

Expand all Fold all

[PATCH 0/5] target/riscv: Initial support for native debug feature via M-mode CSRs

Posted by Bin Meng 4 years, 3 months ago

This adds initial support for the native debug via the Trigger Module,
as defined in the RISC-V Debug Specification [1].

Only "Address / Data Match" trigger (type 2) is implemented as of now,
which is mainly used for hardware breakpoint and watchpoint. The number
of type 2 triggers implemented is 2, which is the number that we can
find in the SiFive U54/U74 cores.

[1] https://github.com/riscv/riscv-debug-spec/raw/master/riscv-debug-stable.pdf


Bin Meng (5):
  target/riscv: Add initial support for native debug
  target/riscv: debug: Implement debug related TCGCPUOps
  target/riscv: Add a config option for native debug
  target/riscv: csr: Hook debug CSR read/write
  hw/core: tcg-cpu-ops.h: Update comments of debug_check_watchpoint()

 include/hw/core/tcg-cpu-ops.h |   1 +
 target/riscv/cpu.h            |   7 +
 target/riscv/debug.h          | 114 +++++++++
 target/riscv/cpu.c            |  14 ++
 target/riscv/csr.c            |  57 +++++
 target/riscv/debug.c          | 439 ++++++++++++++++++++++++++++++++++
 target/riscv/meson.build      |   1 +
 7 files changed, 633 insertions(+)
 create mode 100644 target/riscv/debug.h
 create mode 100644 target/riscv/debug.c

-- 
2.25.1