[v2] MAINTAINERS: Sanitize 'MIPS TCG CPUs' section

[PATCH v2 0/4] MAINTAINERS: Sanitize 'MIPS TCG CPUs' section

Philippe Mathieu-Daudé posted 4 patches 4 years, 3 months ago

Diff against v1
Download series mbox

Test checkpatch passed

Patches applied successfully (tree, apply log)
git fetch https://github.com/patchew-project/qemu tags/patchew/20211027041416.1237433-1-f4bug@amsat.org

Maintainers: Jiaxun Yang <jiaxun.yang@flygoat.com>, "Philippe Mathieu-Daudé" <f4bug@amsat.org>, Aurelien Jarno <aurelien@aurel32.net>, Aleksandar Rikalo <aleksandar.rikalo@syrmia.com>

docs/about/deprecated.rst | 23 ---------------------
MAINTAINERS               | 43 +++++++++++++++++++++++++--------------
2 files changed, 28 insertions(+), 38 deletions(-)

Expand all Fold all

[PATCH v2 0/4] MAINTAINERS: Sanitize 'MIPS TCG CPUs' section

Posted by Philippe Mathieu-Daudé 4 years, 3 months ago

Move various files unrelated to MIPS TCG frontend into
new sections.

Since v1:
- Do not add Paul without his consent
- un-deprecate nanoMIPS

Philippe Mathieu-Daudé (4):
  MAINTAINERS: Add MIPS general architecture support entry
  MAINTAINERS: Add entries to cover MIPS CPS / GIC hardware
  MAINTAINERS: Split MIPS TCG frontend vs MIPS machines/hardware
  MAINTAINERS: Agree to maintain nanoMIPS TCG frontend

 docs/about/deprecated.rst | 23 ---------------------
 MAINTAINERS               | 43 +++++++++++++++++++++++++--------------
 2 files changed, 28 insertions(+), 38 deletions(-)

-- 
2.31.1

Re: [PATCH v2 0/4] MAINTAINERS: Sanitize 'MIPS TCG CPUs' section

Posted by Philippe Mathieu-Daudé 4 years, 3 months ago

On 10/27/21 06:14, Philippe Mathieu-Daudé wrote:
> Move various files unrelated to MIPS TCG frontend into
> new sections.
> 
> Since v1:
> - Do not add Paul without his consent
> - un-deprecate nanoMIPS
> 
> Philippe Mathieu-Daudé (4):
>   MAINTAINERS: Add MIPS general architecture support entry
>   MAINTAINERS: Add entries to cover MIPS CPS / GIC hardware
>   MAINTAINERS: Split MIPS TCG frontend vs MIPS machines/hardware

Patches 1-3 queued to mips-next.