[PATCH RESEND v3 0/2] add APIs to handle alternative sNaN propagation for fmax/fmin

frank.chang@sifive.com posted 2 patches 2 years, 6 months ago
Test checkpatch passed
Patches applied successfully (tree, apply log)
git fetch https://github.com/patchew-project/qemu tags/patchew/20211015065500.3850513-1-frank.chang@sifive.com
Maintainers: Aurelien Jarno <aurelien@aurel32.net>, Palmer Dabbelt <palmer@dabbelt.com>, Bin Meng <bin.meng@windriver.com>, "Alex Bennée" <alex.bennee@linaro.org>, Alistair Francis <alistair.francis@wdc.com>, Peter Maydell <peter.maydell@linaro.org>
There is a newer version of this series
fpu/softfloat-parts.c.inc | 19 +++++++++++++++++++
fpu/softfloat.c           | 18 +++++++++++++-----
include/fpu/softfloat.h   | 10 ++++++++++
target/riscv/fpu_helper.c |  8 ++++----
4 files changed, 46 insertions(+), 9 deletions(-)
[PATCH RESEND v3 0/2] add APIs to handle alternative sNaN propagation for fmax/fmin
Posted by frank.chang@sifive.com 2 years, 6 months ago
From: Frank Chang <frank.chang@sifive.com>

In IEEE 754-2019, minNum, maxNum, minNumMag and maxNumMag are removed
and replaced with minimum, minimumNumber, maximum and maximumNumber.

minimumNumber/maximumNumber behavior for SNaN is changed to:
  * If both operands are NaNs, a QNaN is returned.
  * If either operand is a SNaN, an invalid operation exception is signaled,
    but unless both operands are NaNs, the SNaN is otherwise ignored and
    not converted to a QNaN.

This patchset add support of the above alternative sNaN propagation for
fmax/fmin, which is required by RISC-V floating-point v2.2.

Chih-Min Chao (2):
  softfloat: add APIs to handle alternative sNaN propagation for
    fmax/fmin
  target/riscv: change the api for single/double fmin/fmax

 fpu/softfloat-parts.c.inc | 19 +++++++++++++++++++
 fpu/softfloat.c           | 18 +++++++++++++-----
 include/fpu/softfloat.h   | 10 ++++++++++
 target/riscv/fpu_helper.c |  8 ++++----
 4 files changed, 46 insertions(+), 9 deletions(-)

--
2.25.1