[PATCH v1 0/3] POWER9/POWER10 exception model fixes

Nicholas Piggin posted 3 patches 4 years, 7 months ago
Test checkpatch passed
Patches applied successfully (tree, apply log)
git fetch https://github.com/patchew-project/qemu tags/patchew/20210413125448.1689545-1-npiggin@gmail.com
Maintainers: David Gibson <david@gibson.dropbear.id.au>, Greg Kurz <groug@kaod.org>
hw/ppc/spapr_hcall.c            |   5 ++
target/ppc/cpu-qom.h            |   2 +
target/ppc/cpu.h                |   5 +-
target/ppc/excp_helper.c        | 111 ++++++++++++++++++++++++++++----
target/ppc/translate.c          |   3 +-
target/ppc/translate_init.c.inc |   4 +-
6 files changed, 111 insertions(+), 19 deletions(-)
[PATCH v1 0/3] POWER9/POWER10 exception model fixes
Posted by Nicholas Piggin 4 years, 7 months ago
This fixes a powernv9 bug, and several POWER10 bits (which affect
powernv10 and pseries power10).

I think I got the logic right but I didn't individually test and
verify every case, so any glances over it would be appreciated.

Thanks,
Nick

Nicholas Piggin (3):
  target/ppc: Fix POWER9 radix guest HV interrupt AIL behaviour
  target/ppc: POWER10 supports scv
  target/ppc: Add POWER10 exception model

 hw/ppc/spapr_hcall.c            |   5 ++
 target/ppc/cpu-qom.h            |   2 +
 target/ppc/cpu.h                |   5 +-
 target/ppc/excp_helper.c        | 111 ++++++++++++++++++++++++++++----
 target/ppc/translate.c          |   3 +-
 target/ppc/translate_init.c.inc |   4 +-
 6 files changed, 111 insertions(+), 19 deletions(-)

-- 
2.23.0