[PATCH 0/3] Some SMMUv3 bug fixes

Eric Auger posted 3 patches 3 years, 3 months ago
Test checkpatch passed
Patches applied successfully (tree, apply log)
git fetch https://github.com/patchew-project/qemu tags/patchew/20210218140219.423983-1-eric.auger@redhat.com
Maintainers: Eric Auger <eric.auger@redhat.com>, Peter Maydell <peter.maydell@linaro.org>
hw/arm/smmu-common.c   | 32 ++++++++++++++----------
hw/arm/smmu-internal.h |  5 ++++
hw/arm/smmuv3.c        | 56 ++++++++++++++++++++++++++++--------------
3 files changed, 62 insertions(+), 31 deletions(-)
[PATCH 0/3] Some SMMUv3 bug fixes
Posted by Eric Auger 3 years, 3 months ago
Hi,

This series fixes three issues:

- top SID computation overflow when handling SMMU_CMD_CFGI_ALL
- internal IOTLB handling (changes related to range invalidation)
  - smmu_iotlb_inv_iova with asid = -1
  - non power of 2 invalidation range handling.

Best Regards

Eric

This series can be found at:
https://github.com/eauger/qemu/tree/viommu_fixes_for_6


Eric Auger (3):
  hw/arm/smmu-common: Fix smmu_iotlb_inv_iova when asid is not set
  hw/arm/smmuv3: Enforce invalidation on a power of two range
  hw/arm/smmuv3: Fix SMMU_CMD_CFGI_STE_RANGE handling

 hw/arm/smmu-common.c   | 32 ++++++++++++++----------
 hw/arm/smmu-internal.h |  5 ++++
 hw/arm/smmuv3.c        | 56 ++++++++++++++++++++++++++++--------------
 3 files changed, 62 insertions(+), 31 deletions(-)

-- 
2.26.2