[PULL v2 00/20] target-arm queue
[PULL v2 00/57] target-arm queue
1
v2: drop the 'merge the manuals' patch: it breaks the gitlab job which tries
1
Squashed in a trivial fix for 32-bit hosts:
2
to publish the docs on gitlab, and I also realised I forgot to update the
2
3
Windows installer scripts.
3
--- a/target/arm/mve_helper.c
4
+++ b/target/arm/mve_helper.c
5
@@ -XXX,XX +XXX,XX @@ DO_LDAV(vmlsldavxsw, 4, int32_t, true, +=, -=)
6
acc = EVENACC(acc, TO128(n[H##ESIZE(e + 1 * XCHG)] * \
7
m[H##ESIZE(e)])); \
8
} \
9
- acc = int128_add(acc, 1 << 7); \
10
+ acc = int128_add(acc, int128_make64(1 << 7)); \
11
} \
12
} \
13
mve_advance_vpt(env); \
4
14
5
-- PMM
15
-- PMM
6
16
7
The following changes since commit b3f846c59d8405bb87c551187721fc92ff2f1b92:
17
The following changes since commit 53f306f316549d20c76886903181413d20842423:
8
18
9
Merge remote-tracking branch 'remotes/huth-gitlab/tags/pull-request-2021-01-11v2' into staging (2021-01-11 15:15:35 +0000)
19
Merge remote-tracking branch 'remotes/ehabkost-gl/tags/x86-next-pull-request' into staging (2021-06-21 11:26:04 +0100)
10
20
11
are available in the Git repository at:
21
are available in the Git repository at:
12
22
13
https://git.linaro.org/people/pmaydell/qemu-arm.git tags/pull-target-arm-20210112-1
23
https://git.linaro.org/people/pmaydell/qemu-arm.git tags/pull-target-arm-20210624
14
24
15
for you to fetch changes up to 1ff5a063d60c7737de11465516331b8ca8700865:
25
for you to fetch changes up to 90a76c6316cfe6416fc33814a838fb3928f746ee:
16
26
17
ui/cocoa: Fix openFile: deprecation on Big Sur (2021-01-12 21:19:02 +0000)
27
docs/system: arm: Add nRF boards description (2021-06-24 14:58:48 +0100)
18
28
19
----------------------------------------------------------------
29
----------------------------------------------------------------
20
target-arm queue:
30
target-arm queue:
21
* arm: Support emulation of ARMv8.4-TTST extension
31
* Don't require 'virt' board to be compiled in for ACPI GHES code
22
* arm: Update cpu.h ID register field definitions
32
* docs: Document which architecture extensions we emulate
23
* arm: Fix breakage of XScale instruction emulation
33
* Fix bugs in M-profile FPCXT_NS accesses
24
* hw/net/lan9118: Fix RX Status FIFO PEEK value
34
* First slice of MVE patches
25
* npcm7xx: Add ADC and PWM emulation
35
* Implement MTE3
26
* ui/cocoa: Make "open docs" help menu entry work again when binary
36
* docs/system: arm: Add nRF boards description
27
is run from the build tree
28
* ui/cocoa: Fix openFile: deprecation on Big Sur
29
* docs: Add qemu-storage-daemon(1) manpage to meson.build
30
37
31
----------------------------------------------------------------
38
----------------------------------------------------------------
32
Hao Wu (6):
39
Alexandre Iooss (1):
33
hw/misc: Add clock converter in NPCM7XX CLK module
40
docs/system: arm: Add nRF boards description
34
hw/timer: Refactor NPCM7XX Timer to use CLK clock
35
hw/adc: Add an ADC module for NPCM7XX
36
hw/misc: Add a PWM module for NPCM7XX
37
hw/misc: Add QTest for NPCM7XX PWM Module
38
hw/*: Use type casting for SysBusDevice in NPCM7XX
39
41
40
Leif Lindholm (6):
42
Peter Collingbourne (1):
41
target/arm: fix typo in cpu.h ID_AA64PFR1 field name
43
target/arm: Implement MTE3
42
target/arm: make ARMCPU.clidr 64-bit
43
target/arm: make ARMCPU.ctr 64-bit
44
target/arm: add descriptions of CLIDR_EL1, CCSIDR_EL1, CTR_EL0 to cpu.h
45
target/arm: add aarch64 ID register fields to cpu.h
46
target/arm: add aarch32 ID register fields to cpu.h
47
44
48
Peter Maydell (4):
45
Peter Maydell (55):
49
docs: Add qemu-storage-daemon(1) manpage to meson.build
46
hw/acpi: Provide stub version of acpi_ghes_record_errors()
50
target/arm: Don't decode insns in the XScale/iWMMXt space as cp insns
47
hw/acpi: Provide function acpi_ghes_present()
51
hw/net/lan9118: Fix RX Status FIFO PEEK value
48
target/arm: Use acpi_ghes_present() to see if we report ACPI memory errors
52
hw/net/lan9118: Add symbolic constants for register offsets
49
docs/system/arm: Document which architecture extensions we emulate
50
target/arm/translate-vfp.c: Whitespace fixes
51
target/arm: Handle FPU being disabled in FPCXT_NS accesses
52
target/arm: Don't NOCP fault for FPCXT_NS accesses
53
target/arm: Handle writeback in VLDR/VSTR sysreg with no memory access
54
target/arm: Factor FP context update code out into helper function
55
target/arm: Split vfp_access_check() into A and M versions
56
target/arm: Handle FPU check for FPCXT_NS insns via vfp_access_check_m()
57
target/arm: Implement MVE VLDR/VSTR (non-widening forms)
58
target/arm: Implement widening/narrowing MVE VLDR/VSTR insns
59
target/arm: Implement MVE VCLZ
60
target/arm: Implement MVE VCLS
61
target/arm: Implement MVE VREV16, VREV32, VREV64
62
target/arm: Implement MVE VMVN (register)
63
target/arm: Implement MVE VABS
64
target/arm: Implement MVE VNEG
65
tcg: Make gen_dup_i32/i64() public as tcg_gen_dup_i32/i64
66
target/arm: Implement MVE VDUP
67
target/arm: Implement MVE VAND, VBIC, VORR, VORN, VEOR
68
target/arm: Implement MVE VADD, VSUB, VMUL
69
target/arm: Implement MVE VMULH
70
target/arm: Implement MVE VRMULH
71
target/arm: Implement MVE VMAX, VMIN
72
target/arm: Implement MVE VABD
73
target/arm: Implement MVE VHADD, VHSUB
74
target/arm: Implement MVE VMULL
75
target/arm: Implement MVE VMLALDAV
76
target/arm: Implement MVE VMLSLDAV
77
target/arm: Implement MVE VRMLALDAVH, VRMLSLDAVH
78
target/arm: Implement MVE VADD (scalar)
79
target/arm: Implement MVE VSUB, VMUL (scalar)
80
target/arm: Implement MVE VHADD, VHSUB (scalar)
81
target/arm: Implement MVE VBRSR
82
target/arm: Implement MVE VPST
83
target/arm: Implement MVE VQADD and VQSUB
84
target/arm: Implement MVE VQDMULH and VQRDMULH (scalar)
85
target/arm: Implement MVE VQDMULL scalar
86
target/arm: Implement MVE VQDMULH, VQRDMULH (vector)
87
target/arm: Implement MVE VQADD, VQSUB (vector)
88
target/arm: Implement MVE VQSHL (vector)
89
target/arm: Implement MVE VQRSHL
90
target/arm: Implement MVE VSHL insn
91
target/arm: Implement MVE VRSHL
92
target/arm: Implement MVE VQDMLADH and VQRDMLADH
93
target/arm: Implement MVE VQDMLSDH and VQRDMLSDH
94
target/arm: Implement MVE VQDMULL (vector)
95
target/arm: Implement MVE VRHADD
96
target/arm: Implement MVE VADC, VSBC
97
target/arm: Implement MVE VCADD
98
target/arm: Implement MVE VHCADD
99
target/arm: Implement MVE VADDV
100
target/arm: Make VMOV scalar <-> gpreg beatwise for MVE
53
101
54
Roman Bolshakov (2):
102
docs/system/arm/emulation.rst | 103 ++++
55
ui/cocoa: Update path to docs in build tree
103
docs/system/arm/nrf.rst | 51 ++
56
ui/cocoa: Fix openFile: deprecation on Big Sur
104
docs/system/target-arm.rst | 7 +
105
include/hw/acpi/ghes.h | 9 +
106
include/tcg/tcg-op.h | 8 +
107
include/tcg/tcg.h | 1 -
108
target/arm/helper-mve.h | 357 +++++++++++++
109
target/arm/helper.h | 2 +
110
target/arm/internals.h | 11 +
111
target/arm/translate-a32.h | 3 +
112
target/arm/translate.h | 10 +
113
target/arm/m-nocp.decode | 24 +
114
target/arm/mve.decode | 240 +++++++++
115
target/arm/vfp.decode | 14 -
116
hw/acpi/ghes-stub.c | 22 +
117
hw/acpi/ghes.c | 17 +
118
target/arm/cpu64.c | 2 +-
119
target/arm/kvm64.c | 6 +-
120
target/arm/mte_helper.c | 82 +--
121
target/arm/mve_helper.c | 1160 +++++++++++++++++++++++++++++++++++++++++
122
target/arm/translate-m-nocp.c | 550 +++++++++++++++++++
123
target/arm/translate-mve.c | 759 +++++++++++++++++++++++++++
124
target/arm/translate-vfp.c | 741 +++++++-------------------
125
tcg/tcg-op-gvec.c | 20 +-
126
MAINTAINERS | 1 +
127
hw/acpi/meson.build | 6 +-
128
target/arm/meson.build | 1 +
129
27 files changed, 3578 insertions(+), 629 deletions(-)
130
create mode 100644 docs/system/arm/emulation.rst
131
create mode 100644 docs/system/arm/nrf.rst
132
create mode 100644 target/arm/helper-mve.h
133
create mode 100644 hw/acpi/ghes-stub.c
134
create mode 100644 target/arm/mve_helper.c
57
135
58
Rémi Denis-Courmont (2):
59
target/arm: ARMv8.4-TTST extension
60
target/arm: enable Small Translation tables in max CPU
61
62
docs/meson.build | 1 +
63
docs/system/arm/nuvoton.rst | 4 +-
64
meson.build | 1 +
65
hw/adc/trace.h | 1 +
66
include/hw/adc/npcm7xx_adc.h | 69 ++++
67
include/hw/arm/npcm7xx.h | 4 +
68
include/hw/misc/npcm7xx_clk.h | 146 ++++++-
69
include/hw/misc/npcm7xx_pwm.h | 105 +++++
70
include/hw/timer/npcm7xx_timer.h | 1 +
71
target/arm/cpu.h | 85 ++++-
72
hw/adc/npcm7xx_adc.c | 301 +++++++++++++++
73
hw/arm/npcm7xx.c | 55 ++-
74
hw/arm/npcm7xx_boards.c | 2 +-
75
hw/mem/npcm7xx_mc.c | 2 +-
76
hw/misc/npcm7xx_clk.c | 807 ++++++++++++++++++++++++++++++++++++++-
77
hw/misc/npcm7xx_gcr.c | 2 +-
78
hw/misc/npcm7xx_pwm.c | 550 ++++++++++++++++++++++++++
79
hw/misc/npcm7xx_rng.c | 2 +-
80
hw/net/lan9118.c | 26 +-
81
hw/nvram/npcm7xx_otp.c | 2 +-
82
hw/ssi/npcm7xx_fiu.c | 2 +-
83
hw/timer/npcm7xx_timer.c | 39 +-
84
target/arm/cpu64.c | 1 +
85
target/arm/helper.c | 15 +-
86
target/arm/translate.c | 7 +
87
tests/qtest/npcm7xx_adc-test.c | 377 ++++++++++++++++++
88
tests/qtest/npcm7xx_pwm-test.c | 490 ++++++++++++++++++++++++
89
hw/adc/meson.build | 1 +
90
hw/adc/trace-events | 5 +
91
hw/misc/meson.build | 1 +
92
hw/misc/trace-events | 6 +
93
tests/qtest/meson.build | 4 +-
94
ui/cocoa.m | 7 +-
95
33 files changed, 3054 insertions(+), 67 deletions(-)
96
create mode 100644 hw/adc/trace.h
97
create mode 100644 include/hw/adc/npcm7xx_adc.h
98
create mode 100644 include/hw/misc/npcm7xx_pwm.h
99
create mode 100644 hw/adc/npcm7xx_adc.c
100
create mode 100644 hw/misc/npcm7xx_pwm.c
101
create mode 100644 tests/qtest/npcm7xx_adc-test.c
102
create mode 100644 tests/qtest/npcm7xx_pwm-test.c
103
create mode 100644 hw/adc/trace-events
104
diff view generated by jsdifflib

Patchew 2.1-devel-b67e4c2

© 2016 - 2025 Red Hat, Inc.