[PULL v2 00/29] target-arm queue
[PULL v2 00/11] target-arm queue
1
v2: dropped linux-user bti series.
1
Massively slimmed down v2: MemTag broke bsd-user, and the npcm7xx
2
ethernet device failed 'make check' on big-endian hosts.
2
3
3
The following changes since commit 4c41341af76cfc85b5a6c0f87de4838672ab9f89:
4
-- PMM
4
5
5
Merge remote-tracking branch 'remotes/aperard/tags/pull-xen-20201020' into staging (2020-10-20 11:20:36 +0100)
6
The following changes since commit 83339e21d05c824ebc9131d644f25c23d0e41ecf:
7
8
Merge remote-tracking branch 'remotes/stefanha-gitlab/tags/block-pull-request' into staging (2021-02-10 15:42:20 +0000)
6
9
7
are available in the Git repository at:
10
are available in the Git repository at:
8
11
9
https://git.linaro.org/people/pmaydell/qemu-arm.git tags/pull-target-arm-20201020-1
12
https://git.linaro.org/people/pmaydell/qemu-arm.git tags/pull-target-arm-20210211-1
10
13
11
for you to fetch changes up to 8128c8e8cc9489a8387c74075974f86dc0222e7f:
14
for you to fetch changes up to d3c1183ffeb71ca3a783eae3d7e1c51e71e8a621:
12
15
13
target/arm: Implement FPSCR.LTPSIZE for M-profile LOB extension (2020-10-20 16:12:01 +0100)
16
target/arm: Correctly initialize MDCR_EL2.HPMN (2021-02-11 19:48:09 +0000)
14
17
15
----------------------------------------------------------------
18
----------------------------------------------------------------
16
target-arm queue:
19
target-arm queue:
17
* Fix AArch32 SMLAD incorrect setting of Q bit
20
* Correctly initialize MDCR_EL2.HPMN
18
* AArch32 VCVT fixed-point to float is always round-to-nearest
21
* versal: Use nr_apu_cpus in favor of hard coding 2
19
* strongarm: Fix 'time to transmit a char' unit comment
22
* accel/tcg: Add URL of clang bug to comment about our workaround
20
* Restrict APEI tables generation to the 'virt' machine
23
* Add support for FEAT_DIT, Data Independent Timing
21
* bcm2835: minor code cleanups
24
* Remove GPIO from unimplemented NPCM7XX
22
* bcm2835: connect all IRQs from SYS_timer device
25
* Fix SCR RES1 handling
23
* correctly flush TLBs when TBI is enabled
26
* Don't migrate CPUARMState.features
24
* tests/qtest: Add npcm7xx timer test
25
* loads-stores.rst: add footnote that clarifies GETPC usage
26
* Fix reported EL for mte_check_fail
27
* Ignore HCR_EL2.ATA when {E2H,TGE} != 11
28
* microbit_i2c: Fix coredump when dump-vmstate
29
* nseries: Fix loading kernel image on n8x0 machines
30
* Implement v8.1M low-overhead-loops
31
27
32
----------------------------------------------------------------
28
----------------------------------------------------------------
33
Emanuele Giuseppe Esposito (1):
29
Aaron Lindsay (1):
34
loads-stores.rst: add footnote that clarifies GETPC usage
30
target/arm: Don't migrate CPUARMState.features
35
31
36
Havard Skinnemoen (1):
32
Daniel Müller (1):
37
tests/qtest: Add npcm7xx timer test
33
target/arm: Correctly initialize MDCR_EL2.HPMN
38
34
39
Peng Liang (1):
35
Edgar E. Iglesias (1):
40
microbit_i2c: Fix coredump when dump-vmstate
36
hw/arm: versal: Use nr_apu_cpus in favor of hard coding 2
41
37
42
Peter Maydell (12):
38
Hao Wu (1):
43
target/arm: Fix SMLAD incorrect setting of Q bit
39
hw/arm: Remove GPIO from unimplemented NPCM7XX
44
target/arm: AArch32 VCVT fixed-point to float is always round-to-nearest
45
decodetree: Fix codegen for non-overlapping group inside overlapping group
46
target/arm: Implement v8.1M NOCP handling
47
target/arm: Implement v8.1M conditional-select insns
48
target/arm: Make the t32 insn[25:23]=111 group non-overlapping
49
target/arm: Don't allow BLX imm for M-profile
50
target/arm: Implement v8.1M branch-future insns (as NOPs)
51
target/arm: Implement v8.1M low-overhead-loop instructions
52
target/arm: Fix has_vfp/has_neon ID reg squashing for M-profile
53
target/arm: Allow M-profile CPUs with FP16 to set FPSCR.FP16
54
target/arm: Implement FPSCR.LTPSIZE for M-profile LOB extension
55
40
56
Philippe Mathieu-Daudé (9):
41
Mike Nawrocki (1):
57
hw/arm/strongarm: Fix 'time to transmit a char' unit comment
42
target/arm: Fix SCR RES1 handling
58
hw/arm: Restrict APEI tables generation to the 'virt' machine
59
hw/timer/bcm2835: Introduce BCM2835_SYSTIMER_COUNT definition
60
hw/timer/bcm2835: Rename variable holding CTRL_STATUS register
61
hw/timer/bcm2835: Support the timer COMPARE registers
62
hw/arm/bcm2835_peripherals: Correctly wire the SYS_timer IRQs
63
hw/intc/bcm2835_ic: Trace GPU/CPU IRQ handlers
64
hw/intc/bcm2836_control: Use IRQ definitions instead of magic numbers
65
hw/arm/nseries: Fix loading kernel image on n8x0 machines
66
43
67
Richard Henderson (5):
44
Peter Maydell (2):
68
accel/tcg: Add tlb_flush_page_bits_by_mmuidx*
45
arm: Update infocenter.arm.com URLs
69
target/arm: Use tlb_flush_page_bits_by_mmuidx*
46
accel/tcg: Add URL of clang bug to comment about our workaround
70
target/arm: Remove redundant mmu_idx lookup
71
target/arm: Fix reported EL for mte_check_fail
72
target/arm: Ignore HCR_EL2.ATA when {E2H,TGE} != 11
73
47
74
docs/devel/loads-stores.rst | 8 +-
48
Rebecca Cran (4):
75
default-configs/devices/arm-softmmu.mak | 1 -
49
target/arm: Add support for FEAT_DIT, Data Independent Timing
76
include/exec/exec-all.h | 36 ++
50
target/arm: Support AA32 DIT by moving PSTATE_SS from cpsr into env->pstate
77
include/hw/timer/bcm2835_systmr.h | 17 +-
51
target/arm: Set ID_AA64PFR0.DIT and ID_PFR0.DIT to 1 for "max" AA64 CPU
78
target/arm/cpu.h | 8 +
52
target/arm: Set ID_PFR0.DIT to 1 for "max" 32-bit CPU
79
target/arm/helper.h | 13 +
80
target/arm/internals.h | 9 +-
81
target/arm/m-nocp.decode | 10 +-
82
target/arm/t32.decode | 50 ++-
83
accel/tcg/cputlb.c | 275 +++++++++++++++-
84
hw/arm/bcm2835_peripherals.c | 13 +-
85
hw/arm/nseries.c | 1 +
86
hw/arm/strongarm.c | 2 +-
87
hw/i2c/microbit_i2c.c | 1 +
88
hw/intc/bcm2835_ic.c | 4 +-
89
hw/intc/bcm2836_control.c | 8 +-
90
hw/timer/bcm2835_systmr.c | 57 ++--
91
target/arm/cpu.c | 38 ++-
92
target/arm/helper.c | 55 +++-
93
target/arm/mte_helper.c | 13 +-
94
target/arm/translate.c | 239 +++++++++++++-
95
target/arm/vfp_helper.c | 76 +++--
96
tests/qtest/npcm7xx_timer-test.c | 562 ++++++++++++++++++++++++++++++++
97
hw/arm/Kconfig | 1 +
98
hw/intc/trace-events | 4 +
99
hw/timer/trace-events | 6 +-
100
scripts/decodetree.py | 2 +-
101
target/arm/translate-vfp.c.inc | 41 ++-
102
tests/qtest/meson.build | 1 +
103
29 files changed, 1404 insertions(+), 147 deletions(-)
104
create mode 100644 tests/qtest/npcm7xx_timer-test.c
105
53
54
include/hw/dma/pl080.h | 7 ++--
55
include/hw/misc/arm_integrator_debug.h | 2 +-
56
include/hw/ssi/pl022.h | 5 ++-
57
target/arm/cpu.h | 17 ++++++++
58
target/arm/internals.h | 6 +++
59
accel/tcg/cpu-exec.c | 25 +++++++++---
60
hw/arm/aspeed_ast2600.c | 2 +-
61
hw/arm/musca.c | 4 +-
62
hw/arm/npcm7xx.c | 8 ----
63
hw/arm/xlnx-versal.c | 4 +-
64
hw/misc/arm_integrator_debug.c | 2 +-
65
hw/timer/arm_timer.c | 7 ++--
66
target/arm/cpu.c | 4 ++
67
target/arm/cpu64.c | 5 +++
68
target/arm/helper-a64.c | 27 +++++++++++--
69
target/arm/helper.c | 71 +++++++++++++++++++++++++++-------
70
target/arm/machine.c | 2 +-
71
target/arm/op_helper.c | 9 +----
72
target/arm/translate-a64.c | 12 ++++++
73
19 files changed, 164 insertions(+), 55 deletions(-)
74
diff view generated by jsdifflib

Patchew 2.1-devel-b67e4c2

© 2016 - 2025 Red Hat, Inc.