[PULL v2 00/12] target-arm queue
[PULL v2 00/57] target-arm queue
1
v2: minor tweak to fix format string issue on Windows hosts...
1
Squashed in a trivial fix for 32-bit hosts:
2
2
3
--- a/target/arm/mve_helper.c
4
+++ b/target/arm/mve_helper.c
5
@@ -XXX,XX +XXX,XX @@ DO_LDAV(vmlsldavxsw, 4, int32_t, true, +=, -=)
6
acc = EVENACC(acc, TO128(n[H##ESIZE(e + 1 * XCHG)] * \
7
m[H##ESIZE(e)])); \
8
} \
9
- acc = int128_add(acc, 1 << 7); \
10
+ acc = int128_add(acc, int128_make64(1 << 7)); \
11
} \
12
} \
13
mve_advance_vpt(env); \
3
14
4
The following changes since commit 6eeea6725a70e6fcb5abba0764496bdab07ddfb3:
15
-- PMM
5
16
6
Merge remote-tracking branch 'remotes/huth-gitlab/tags/pull-request-2020-10-06' into staging (2020-10-06 21:13:34 +0100)
17
The following changes since commit 53f306f316549d20c76886903181413d20842423:
18
19
Merge remote-tracking branch 'remotes/ehabkost-gl/tags/x86-next-pull-request' into staging (2021-06-21 11:26:04 +0100)
7
20
8
are available in the Git repository at:
21
are available in the Git repository at:
9
22
10
https://git.linaro.org/people/pmaydell/qemu-arm.git tags/pull-target-arm-20201008-1
23
https://git.linaro.org/people/pmaydell/qemu-arm.git tags/pull-target-arm-20210624
11
24
12
for you to fetch changes up to d1b6b7017572e8d82f26eb827a1dba0e8cf3cae6:
25
for you to fetch changes up to 90a76c6316cfe6416fc33814a838fb3928f746ee:
13
26
14
target/arm: Make '-cpu max' have a 48-bit PA (2020-10-08 21:40:01 +0100)
27
docs/system: arm: Add nRF boards description (2021-06-24 14:58:48 +0100)
15
28
16
----------------------------------------------------------------
29
----------------------------------------------------------------
17
target-arm queue:
30
target-arm queue:
18
* hw/ssi/npcm7xx_fiu: Fix handling of unsigned integer
31
* Don't require 'virt' board to be compiled in for ACPI GHES code
19
* hw/arm/fsl-imx25: Fix a typo
32
* docs: Document which architecture extensions we emulate
20
* hw/arm/sbsa-ref : Fix SMMUv3 Initialisation
33
* Fix bugs in M-profile FPCXT_NS accesses
21
* hw/arm/sbsa-ref : allocate IRQs for SMMUv3
34
* First slice of MVE patches
22
* hw/char/bcm2835_aux: Allow less than 32-bit accesses
35
* Implement MTE3
23
* hw/arm/virt: Implement kvm-steal-time
36
* docs/system: arm: Add nRF boards description
24
* target/arm: Make '-cpu max' have a 48-bit PA
25
37
26
----------------------------------------------------------------
38
----------------------------------------------------------------
27
Andrew Jones (6):
39
Alexandre Iooss (1):
28
linux headers: sync to 5.9-rc7
40
docs/system: arm: Add nRF boards description
29
target/arm/kvm: Make uncalled stubs explicitly unreachable
30
hw/arm/virt: Move post cpu realize check into its own function
31
hw/arm/virt: Move kvm pmu setup to virt_cpu_post_init
32
tests/qtest: Restore aarch64 arm-cpu-features test
33
hw/arm/virt: Implement kvm-steal-time
34
41
35
Graeme Gregory (2):
42
Peter Collingbourne (1):
36
hw/arm/sbsa-ref : Fix SMMUv3 Initialisation
43
target/arm: Implement MTE3
37
hw/arm/sbsa-ref : allocate IRQs for SMMUv3
38
44
39
Peter Maydell (1):
45
Peter Maydell (55):
40
target/arm: Make '-cpu max' have a 48-bit PA
46
hw/acpi: Provide stub version of acpi_ghes_record_errors()
47
hw/acpi: Provide function acpi_ghes_present()
48
target/arm: Use acpi_ghes_present() to see if we report ACPI memory errors
49
docs/system/arm: Document which architecture extensions we emulate
50
target/arm/translate-vfp.c: Whitespace fixes
51
target/arm: Handle FPU being disabled in FPCXT_NS accesses
52
target/arm: Don't NOCP fault for FPCXT_NS accesses
53
target/arm: Handle writeback in VLDR/VSTR sysreg with no memory access
54
target/arm: Factor FP context update code out into helper function
55
target/arm: Split vfp_access_check() into A and M versions
56
target/arm: Handle FPU check for FPCXT_NS insns via vfp_access_check_m()
57
target/arm: Implement MVE VLDR/VSTR (non-widening forms)
58
target/arm: Implement widening/narrowing MVE VLDR/VSTR insns
59
target/arm: Implement MVE VCLZ
60
target/arm: Implement MVE VCLS
61
target/arm: Implement MVE VREV16, VREV32, VREV64
62
target/arm: Implement MVE VMVN (register)
63
target/arm: Implement MVE VABS
64
target/arm: Implement MVE VNEG
65
tcg: Make gen_dup_i32/i64() public as tcg_gen_dup_i32/i64
66
target/arm: Implement MVE VDUP
67
target/arm: Implement MVE VAND, VBIC, VORR, VORN, VEOR
68
target/arm: Implement MVE VADD, VSUB, VMUL
69
target/arm: Implement MVE VMULH
70
target/arm: Implement MVE VRMULH
71
target/arm: Implement MVE VMAX, VMIN
72
target/arm: Implement MVE VABD
73
target/arm: Implement MVE VHADD, VHSUB
74
target/arm: Implement MVE VMULL
75
target/arm: Implement MVE VMLALDAV
76
target/arm: Implement MVE VMLSLDAV
77
target/arm: Implement MVE VRMLALDAVH, VRMLSLDAVH
78
target/arm: Implement MVE VADD (scalar)
79
target/arm: Implement MVE VSUB, VMUL (scalar)
80
target/arm: Implement MVE VHADD, VHSUB (scalar)
81
target/arm: Implement MVE VBRSR
82
target/arm: Implement MVE VPST
83
target/arm: Implement MVE VQADD and VQSUB
84
target/arm: Implement MVE VQDMULH and VQRDMULH (scalar)
85
target/arm: Implement MVE VQDMULL scalar
86
target/arm: Implement MVE VQDMULH, VQRDMULH (vector)
87
target/arm: Implement MVE VQADD, VQSUB (vector)
88
target/arm: Implement MVE VQSHL (vector)
89
target/arm: Implement MVE VQRSHL
90
target/arm: Implement MVE VSHL insn
91
target/arm: Implement MVE VRSHL
92
target/arm: Implement MVE VQDMLADH and VQRDMLADH
93
target/arm: Implement MVE VQDMLSDH and VQRDMLSDH
94
target/arm: Implement MVE VQDMULL (vector)
95
target/arm: Implement MVE VRHADD
96
target/arm: Implement MVE VADC, VSBC
97
target/arm: Implement MVE VCADD
98
target/arm: Implement MVE VHCADD
99
target/arm: Implement MVE VADDV
100
target/arm: Make VMOV scalar <-> gpreg beatwise for MVE
41
101
42
Philippe Mathieu-Daudé (3):
102
docs/system/arm/emulation.rst | 103 ++++
43
hw/ssi/npcm7xx_fiu: Fix handling of unsigned integer
103
docs/system/arm/nrf.rst | 51 ++
44
hw/arm/fsl-imx25: Fix a typo
104
docs/system/target-arm.rst | 7 +
45
hw/char/bcm2835_aux: Allow less than 32-bit accesses
105
include/hw/acpi/ghes.h | 9 +
106
include/tcg/tcg-op.h | 8 +
107
include/tcg/tcg.h | 1 -
108
target/arm/helper-mve.h | 357 +++++++++++++
109
target/arm/helper.h | 2 +
110
target/arm/internals.h | 11 +
111
target/arm/translate-a32.h | 3 +
112
target/arm/translate.h | 10 +
113
target/arm/m-nocp.decode | 24 +
114
target/arm/mve.decode | 240 +++++++++
115
target/arm/vfp.decode | 14 -
116
hw/acpi/ghes-stub.c | 22 +
117
hw/acpi/ghes.c | 17 +
118
target/arm/cpu64.c | 2 +-
119
target/arm/kvm64.c | 6 +-
120
target/arm/mte_helper.c | 82 +--
121
target/arm/mve_helper.c | 1160 +++++++++++++++++++++++++++++++++++++++++
122
target/arm/translate-m-nocp.c | 550 +++++++++++++++++++
123
target/arm/translate-mve.c | 759 +++++++++++++++++++++++++++
124
target/arm/translate-vfp.c | 741 +++++++-------------------
125
tcg/tcg-op-gvec.c | 20 +-
126
MAINTAINERS | 1 +
127
hw/acpi/meson.build | 6 +-
128
target/arm/meson.build | 1 +
129
27 files changed, 3578 insertions(+), 629 deletions(-)
130
create mode 100644 docs/system/arm/emulation.rst
131
create mode 100644 docs/system/arm/nrf.rst
132
create mode 100644 target/arm/helper-mve.h
133
create mode 100644 hw/acpi/ghes-stub.c
134
create mode 100644 target/arm/mve_helper.c
46
135
47
docs/system/arm/cpu-features.rst | 11 ++++
48
include/hw/arm/fsl-imx25.h | 2 +-
49
include/hw/arm/virt.h | 5 ++
50
linux-headers/linux/kvm.h | 6 ++-
51
target/arm/cpu.h | 4 ++
52
target/arm/kvm_arm.h | 94 ++++++++++++++++++++++++++-------
53
hw/arm/sbsa-ref.c | 3 +-
54
hw/arm/virt.c | 111 ++++++++++++++++++++++++++++-----------
55
hw/char/bcm2835_aux.c | 4 +-
56
hw/ssi/npcm7xx_fiu.c | 12 ++---
57
target/arm/cpu.c | 8 +++
58
target/arm/cpu64.c | 4 ++
59
target/arm/kvm.c | 16 ++++++
60
target/arm/kvm64.c | 64 ++++++++++++++++++++--
61
target/arm/monitor.c | 2 +-
62
tests/qtest/arm-cpu-features.c | 25 +++++++--
63
hw/ssi/trace-events | 2 +-
64
tests/qtest/meson.build | 3 +-
65
18 files changed, 304 insertions(+), 72 deletions(-)
66
diff view generated by jsdifflib

Patchew 2.1-devel-b67e4c2

© 2016 - 2025 Red Hat, Inc.