1
Forgot to add system/index to docs/index.rst (one line tweak).
1
v2: drop pvpanic-pci patches.
2
Rest of series same as v1.
3
2
4
The following changes since commit b7c359c748a2e3ccb97a184b9739feb2cd48de2f:
3
The following changes since commit f1fcb6851aba6dd9838886dc179717a11e344a1c:
5
4
6
Merge remote-tracking branch 'remotes/vivier2/tags/linux-user-for-5.0-pull-request' into staging (2020-01-23 14:38:43 +0000)
5
Merge remote-tracking branch 'remotes/huth-gitlab/tags/pull-request-2021-01-19' into staging (2021-01-19 11:57:07 +0000)
7
6
8
are available in the Git repository at:
7
are available in the Git repository at:
9
8
10
https://git.linaro.org/people/pmaydell/qemu-arm.git tags/pull-target-arm-20200123-1
9
https://git.linaro.org/people/pmaydell/qemu-arm.git tags/pull-target-arm-20210119-1
11
10
12
for you to fetch changes up to 3efba2eac3f2ac1f84f75465597f361626a6d0d5:
11
for you to fetch changes up to b93f4fbdc48283a39089469c44a5529d79dc40a8:
13
12
14
hw/arm/exynos4210: Connect serial port DMA busy signals with pl330 (2020-01-23 15:34:05 +0000)
13
docs: Build and install all the docs in a single manual (2021-01-19 15:45:14 +0000)
15
14
16
----------------------------------------------------------------
15
----------------------------------------------------------------
17
target-arm queue:
16
target-arm queue:
18
* fix bug in PAuth emulation
17
* Implement IMPDEF pauth algorithm
19
* add PMU to Cortex-R5, Cortex-R5F
18
* Support ARMv8.4-SEL2
20
* qemu-nbd: Convert documentation to rST
19
* Fix bug where we were truncating predicate vector lengths in SVE insns
21
* qemu-block-drivers: Convert documentation to rST
20
* npcm7xx_adc-test: Fix memleak in adc_qom_set
22
* Fix Exynos4210 UART DMA support
21
* target/arm/m_helper: Silence GCC 10 maybe-uninitialized error
23
* Various minor code cleanups
22
* docs: Build and install all the docs in a single manual
24
23
25
----------------------------------------------------------------
24
----------------------------------------------------------------
26
Andrew Jones (1):
25
Gan Qixin (1):
27
target/arm/arch_dump: Add SVE notes
26
npcm7xx_adc-test: Fix memleak in adc_qom_set
28
27
29
Clement Deschamps (1):
28
Peter Maydell (1):
30
target/arm: add PMU feature to cortex-r5 and cortex-r5f
29
docs: Build and install all the docs in a single manual
31
32
Guenter Roeck (8):
33
dma/pl330: Convert to support tracing
34
hw/core/or-irq: Increase limit of or-lines to 48
35
hw/arm/exynos4210: Fix DMA initialization
36
hw/char/exynos4210_uart: Convert to support tracing
37
hw/char/exynos4210_uart: Implement post_load function
38
hw/char/exynos4210_uart: Implement Rx FIFO level triggers and timeouts
39
hw/char/exynos4210_uart: Add receive DMA support
40
hw/arm/exynos4210: Connect serial port DMA busy signals with pl330
41
42
Keqian Zhu (2):
43
hw/acpi: Remove extra indent in ACPI GED hotplug cb
44
hw/arm: Use helper function to trigger hotplug handler plug
45
46
Peter Maydell (3):
47
qemu-nbd: Convert invocation documentation to rST
48
docs: Create stub system manual
49
qemu-block-drivers: Convert to rST
50
30
51
Philippe Mathieu-Daudé (1):
31
Philippe Mathieu-Daudé (1):
52
hw/misc/stm32f4xx_syscfg: Fix copy/paste error
32
target/arm/m_helper: Silence GCC 10 maybe-uninitialized error
53
33
54
Richard Henderson (3):
34
Richard Henderson (7):
55
tests/tcg/aarch64: Fix compilation parameters for pauth-%
35
target/arm: Implement an IMPDEF pauth algorithm
56
tests/tcg/aarch64: Add pauth-3
36
target/arm: Add cpu properties to control pauth
57
tests/tcg/aarch64: Add pauth-4
37
target/arm: Use object_property_add_bool for "sve" property
38
target/arm: Introduce PREDDESC field definitions
39
target/arm: Update PFIRST, PNEXT for pred_desc
40
target/arm: Update ZIP, UZP, TRN for pred_desc
41
target/arm: Update REV, PUNPK for pred_desc
58
42
59
Vincent Dehors (1):
43
Rémi Denis-Courmont (19):
60
target/arm: Fix PAuth sbox functions
44
target/arm: remove redundant tests
45
target/arm: add arm_is_el2_enabled() helper
46
target/arm: use arm_is_el2_enabled() where applicable
47
target/arm: use arm_hcr_el2_eff() where applicable
48
target/arm: factor MDCR_EL2 common handling
49
target/arm: Define isar_feature function to test for presence of SEL2
50
target/arm: add 64-bit S-EL2 to EL exception table
51
target/arm: add MMU stage 1 for Secure EL2
52
target/arm: add ARMv8.4-SEL2 system registers
53
target/arm: handle VMID change in secure state
54
target/arm: do S1_ptw_translate() before address space lookup
55
target/arm: translate NS bit in page-walks
56
target/arm: generalize 2-stage page-walk condition
57
target/arm: secure stage 2 translation regime
58
target/arm: set HPFAR_EL2.NS on secure stage 2 faults
59
target/arm: revector to run-time pick target EL
60
target/arm: Implement SCR_EL2.EEL2
61
target/arm: enable Secure EL2 in max CPU
62
target/arm: refactor vae1_tlbmask()
61
63
62
Makefile | 37 +-
64
docs/conf.py | 46 ++++-
63
tests/tcg/aarch64/Makefile.softmmu-target | 5 +-
65
docs/devel/conf.py | 15 --
64
tests/tcg/aarch64/Makefile.target | 3 +-
66
docs/index.html.in | 17 --
65
include/elf.h | 1 +
67
docs/interop/conf.py | 28 ---
66
include/hw/arm/exynos4210.h | 4 +
68
docs/meson.build | 64 +++---
67
include/hw/or-irq.h | 2 +-
69
docs/specs/conf.py | 16 --
68
target/arm/cpu.h | 25 +
70
docs/system/arm/cpu-features.rst | 21 ++
69
hw/acpi/generic_event_device.c | 2 +-
71
docs/system/conf.py | 28 ---
70
hw/arm/exynos4210.c | 77 ++-
72
docs/tools/conf.py | 37 ----
71
hw/arm/virt.c | 6 +-
73
docs/user/conf.py | 15 --
72
hw/char/exynos4210_uart.c | 245 +++++---
74
include/qemu/xxhash.h | 98 +++++++++
73
hw/dma/pl330.c | 88 +--
75
target/arm/cpu-param.h | 2 +-
74
hw/misc/stm32f4xx_syscfg.c | 2 +-
76
target/arm/cpu.h | 107 ++++++++--
75
target/arm/arch_dump.c | 124 +++-
77
target/arm/internals.h | 45 +++++
76
target/arm/cpu.c | 1 +
78
target/arm/cpu.c | 23 ++-
77
target/arm/kvm64.c | 24 -
79
target/arm/cpu64.c | 65 ++++--
78
target/arm/pauth_helper.c | 4 +-
80
target/arm/helper-a64.c | 8 +-
79
tests/tcg/aarch64/pauth-1.c | 2 -
81
target/arm/helper.c | 414 ++++++++++++++++++++++++++-------------
80
tests/tcg/aarch64/pauth-2.c | 2 -
82
target/arm/m_helper.c | 2 +-
81
tests/tcg/aarch64/pauth-4.c | 25 +
83
target/arm/monitor.c | 1 +
82
tests/tcg/aarch64/system/pauth-3.c | 40 ++
84
target/arm/op_helper.c | 4 +-
83
MAINTAINERS | 1 +
85
target/arm/pauth_helper.c | 27 ++-
84
docs/index.html.in | 1 +
86
target/arm/sve_helper.c | 33 ++--
85
docs/index.rst | 2 +-
87
target/arm/tlb_helper.c | 3 +
86
docs/interop/conf.py | 4 +-
88
target/arm/translate-a64.c | 4 +
87
docs/interop/index.rst | 1 +
89
target/arm/translate-sve.c | 31 ++-
88
docs/interop/qemu-nbd.rst | 263 ++++++++
90
target/arm/translate.c | 36 +++-
89
docs/interop/qemu-option-trace.rst.inc | 30 +
91
tests/qtest/arm-cpu-features.c | 13 ++
90
docs/qemu-block-drivers.texi | 889 ---------------------------
92
tests/qtest/npcm7xx_adc-test.c | 1 +
91
docs/system/conf.py | 22 +
93
.gitlab-ci.yml | 4 +-
92
docs/system/index.rst | 17 +
94
30 files changed, 770 insertions(+), 438 deletions(-)
93
docs/system/qemu-block-drivers.rst | 985 ++++++++++++++++++++++++++++++
95
delete mode 100644 docs/devel/conf.py
94
hw/char/trace-events | 20 +
96
delete mode 100644 docs/index.html.in
95
hw/dma/trace-events | 24 +
97
delete mode 100644 docs/interop/conf.py
96
qemu-doc.texi | 18 -
98
delete mode 100644 docs/specs/conf.py
97
qemu-nbd.texi | 214 -------
99
delete mode 100644 docs/system/conf.py
98
qemu-option-trace.texi | 4 +
100
delete mode 100644 docs/tools/conf.py
99
qemu-options.hx | 2 +-
101
delete mode 100644 docs/user/conf.py
100
38 files changed, 1898 insertions(+), 1318 deletions(-)
101
create mode 100644 tests/tcg/aarch64/pauth-4.c
102
create mode 100644 tests/tcg/aarch64/system/pauth-3.c
103
create mode 100644 docs/interop/qemu-nbd.rst
104
create mode 100644 docs/interop/qemu-option-trace.rst.inc
105
delete mode 100644 docs/qemu-block-drivers.texi
106
create mode 100644 docs/system/conf.py
107
create mode 100644 docs/system/index.rst
108
create mode 100644 docs/system/qemu-block-drivers.rst
109
delete mode 100644 qemu-nbd.texi
110
102
diff view generated by jsdifflib