1
Changes v1->v2: dropped rth's patchset as it causes an
1
v2: drop pvpanic-pci patches.
2
assert with the qemu-armeb binary.
3
2
4
I expect I'll do another pullreq at the end of the week.
3
The following changes since commit f1fcb6851aba6dd9838886dc179717a11e344a1c:
5
4
6
thanks
5
Merge remote-tracking branch 'remotes/huth-gitlab/tags/pull-request-2021-01-19' into staging (2021-01-19 11:57:07 +0000)
7
-- PMM
8
9
The following changes since commit f9bec781379dd7ccf9d01b4b6a79a9ec82c192e5:
10
11
Merge remote-tracking branch 'remotes/cohuck/tags/s390x-20191022' into staging (2019-10-22 13:45:09 +0100)
12
6
13
are available in the Git repository at:
7
are available in the Git repository at:
14
8
15
https://git.linaro.org/people/pmaydell/qemu-arm.git tags/pull-target-arm-20191022-1
9
https://git.linaro.org/people/pmaydell/qemu-arm.git tags/pull-target-arm-20210119-1
16
10
17
for you to fetch changes up to f9c1fe62a16f32c3d6fe34c2856475052b7efdaf:
11
for you to fetch changes up to b93f4fbdc48283a39089469c44a5529d79dc40a8:
18
12
19
hw/arm/digic4: Inline digic4_board_setup_ram() function (2019-10-22 16:50:38 +0100)
13
docs: Build and install all the docs in a single manual (2021-01-19 15:45:14 +0000)
20
14
21
----------------------------------------------------------------
15
----------------------------------------------------------------
22
target-arm queue:
16
target-arm queue:
23
* Fix sign-extension for SMLAL* instructions
17
* Implement IMPDEF pauth algorithm
24
* aspeed: Add an AST2600 eval board
18
* Support ARMv8.4-SEL2
25
* Various ptimer device conversions to new transaction API
19
* Fix bug where we were truncating predicate vector lengths in SVE insns
26
* Add a dummy Samsung SDHCI controller model to exynos4 boards
20
* npcm7xx_adc-test: Fix memleak in adc_qom_set
27
* Minor refactorings of RAM creation for some arm boards
21
* target/arm/m_helper: Silence GCC 10 maybe-uninitialized error
22
* docs: Build and install all the docs in a single manual
28
23
29
----------------------------------------------------------------
24
----------------------------------------------------------------
30
Cédric Le Goater (1):
25
Gan Qixin (1):
31
aspeed: Add an AST2600 eval board
26
npcm7xx_adc-test: Fix memleak in adc_qom_set
32
27
33
Guenter Roeck (1):
28
Peter Maydell (1):
34
hw/timer/exynos4210_mct: Initialize ptimer before starting it
29
docs: Build and install all the docs in a single manual
35
30
36
Peter Maydell (7):
31
Philippe Mathieu-Daudé (1):
37
hw/timer/arm_mptimer.c: Undo accidental rename of arm_mptimer_init()
32
target/arm/m_helper: Silence GCC 10 maybe-uninitialized error
38
hw/timer/puv3_ost.c: Switch to transaction-based ptimer API
39
hw/timer/sh_timer: Switch to transaction-based ptimer API
40
hw/timer/lm32_timer: Switch to transaction-based ptimer API
41
hw/timer/altera_timer.c: Switch to transaction-based ptimer API
42
hw/watchdog/etraxfs_timer.c: Switch to transaction-based ptimer API
43
hw/m68k/mcf5208.c: Switch to transaction-based ptimer API
44
33
45
Philippe Mathieu-Daudé (9):
34
Richard Henderson (7):
46
hw/sd/sdhci: Add a comment to distinct the i.MX eSDHC functions
35
target/arm: Implement an IMPDEF pauth algorithm
47
hw/sd/sdhci: Add dummy Samsung SDHCI controller
36
target/arm: Add cpu properties to control pauth
48
hw/arm/exynos4210: Use the Samsung s3c SDHCI controller
37
target/arm: Use object_property_add_bool for "sve" property
49
hw/arm/xilinx_zynq: Use the IEC binary prefix definitions
38
target/arm: Introduce PREDDESC field definitions
50
hw/arm/mps2: Use the IEC binary prefix definitions
39
target/arm: Update PFIRST, PNEXT for pred_desc
51
hw/arm/collie: Create the RAM in the board
40
target/arm: Update ZIP, UZP, TRN for pred_desc
52
hw/arm/omap2: Create the RAM in the board
41
target/arm: Update REV, PUNPK for pred_desc
53
hw/arm/omap1: Create the RAM in the board
54
hw/arm/digic4: Inline digic4_board_setup_ram() function
55
42
56
Richard Henderson (1):
43
Rémi Denis-Courmont (19):
57
target/arm: Fix sign-extension for SMLAL*
44
target/arm: remove redundant tests
45
target/arm: add arm_is_el2_enabled() helper
46
target/arm: use arm_is_el2_enabled() where applicable
47
target/arm: use arm_hcr_el2_eff() where applicable
48
target/arm: factor MDCR_EL2 common handling
49
target/arm: Define isar_feature function to test for presence of SEL2
50
target/arm: add 64-bit S-EL2 to EL exception table
51
target/arm: add MMU stage 1 for Secure EL2
52
target/arm: add ARMv8.4-SEL2 system registers
53
target/arm: handle VMID change in secure state
54
target/arm: do S1_ptw_translate() before address space lookup
55
target/arm: translate NS bit in page-walks
56
target/arm: generalize 2-stage page-walk condition
57
target/arm: secure stage 2 translation regime
58
target/arm: set HPFAR_EL2.NS on secure stage 2 faults
59
target/arm: revector to run-time pick target EL
60
target/arm: Implement SCR_EL2.EEL2
61
target/arm: enable Secure EL2 in max CPU
62
target/arm: refactor vae1_tlbmask()
58
63
59
hw/arm/strongarm.h | 4 +--
64
docs/conf.py | 46 ++++-
60
include/hw/arm/aspeed.h | 1 +
65
docs/devel/conf.py | 15 --
61
include/hw/arm/omap.h | 10 +++----
66
docs/index.html.in | 17 --
62
include/hw/sd/sdhci.h | 2 ++
67
docs/interop/conf.py | 28 ---
63
hw/arm/aspeed.c | 23 ++++++++++++++++
68
docs/meson.build | 64 +++---
64
hw/arm/collie.c | 8 ++++--
69
docs/specs/conf.py | 16 --
65
hw/arm/digic_boards.c | 9 ++-----
70
docs/system/arm/cpu-features.rst | 21 ++
66
hw/arm/exynos4210.c | 2 +-
71
docs/system/conf.py | 28 ---
67
hw/arm/mps2-tz.c | 3 ++-
72
docs/tools/conf.py | 37 ----
68
hw/arm/mps2.c | 3 ++-
73
docs/user/conf.py | 15 --
69
hw/arm/nseries.c | 10 ++++---
74
include/qemu/xxhash.h | 98 +++++++++
70
hw/arm/omap1.c | 12 ++++-----
75
target/arm/cpu-param.h | 2 +-
71
hw/arm/omap2.c | 13 ++++-----
76
target/arm/cpu.h | 107 ++++++++--
72
hw/arm/omap_sx1.c | 8 ++++--
77
target/arm/internals.h | 45 +++++
73
hw/arm/palm.c | 8 ++++--
78
target/arm/cpu.c | 23 ++-
74
hw/arm/strongarm.c | 7 +----
79
target/arm/cpu64.c | 65 ++++--
75
hw/arm/xilinx_zynq.c | 3 ++-
80
target/arm/helper-a64.c | 8 +-
76
hw/m68k/mcf5208.c | 9 ++++---
81
target/arm/helper.c | 414 ++++++++++++++++++++++++++-------------
77
hw/sd/sdhci.c | 68 ++++++++++++++++++++++++++++++++++++++++++++++-
82
target/arm/m_helper.c | 2 +-
78
hw/timer/altera_timer.c | 13 ++++++---
83
target/arm/monitor.c | 1 +
79
hw/timer/arm_mptimer.c | 4 +--
84
target/arm/op_helper.c | 4 +-
80
hw/timer/etraxfs_timer.c | 23 +++++++++-------
85
target/arm/pauth_helper.c | 27 ++-
81
hw/timer/exynos4210_mct.c | 2 +-
86
target/arm/sve_helper.c | 33 ++--
82
hw/timer/lm32_timer.c | 13 ++++++---
87
target/arm/tlb_helper.c | 3 +
83
hw/timer/puv3_ost.c | 9 ++++---
88
target/arm/translate-a64.c | 4 +
84
hw/timer/sh_timer.c | 13 ++++++---
89
target/arm/translate-sve.c | 31 ++-
85
target/arm/translate.c | 4 ++-
90
target/arm/translate.c | 36 +++-
86
27 files changed, 198 insertions(+), 86 deletions(-)
91
tests/qtest/arm-cpu-features.c | 13 ++
92
tests/qtest/npcm7xx_adc-test.c | 1 +
93
.gitlab-ci.yml | 4 +-
94
30 files changed, 770 insertions(+), 438 deletions(-)
95
delete mode 100644 docs/devel/conf.py
96
delete mode 100644 docs/index.html.in
97
delete mode 100644 docs/interop/conf.py
98
delete mode 100644 docs/specs/conf.py
99
delete mode 100644 docs/system/conf.py
100
delete mode 100644 docs/tools/conf.py
101
delete mode 100644 docs/user/conf.py
87
102
diff view generated by jsdifflib