1 | A last collection of patches to squeeze in before rc0. | 1 | Squashed in a trivial fix for 32-bit hosts: |
---|---|---|---|
2 | The patches from me are all bugfixes. Philippe's are just | ||
3 | code-movement, but I wanted to get these into 4.1 because | ||
4 | that kind of patch is so painful to have to rebase. | ||
5 | (The diffstat is huge but it's just code moving from file to file.) | ||
6 | 2 | ||
7 | v2: fix up for clash with the qapi refactor which only | 3 | --- a/target/arm/mve_helper.c |
8 | showed up in a build-from-clean. | 4 | +++ b/target/arm/mve_helper.c |
5 | @@ -XXX,XX +XXX,XX @@ DO_LDAV(vmlsldavxsw, 4, int32_t, true, +=, -=) | ||
6 | acc = EVENACC(acc, TO128(n[H##ESIZE(e + 1 * XCHG)] * \ | ||
7 | m[H##ESIZE(e)])); \ | ||
8 | } \ | ||
9 | - acc = int128_add(acc, 1 << 7); \ | ||
10 | + acc = int128_add(acc, int128_make64(1 << 7)); \ | ||
11 | } \ | ||
12 | } \ | ||
13 | mve_advance_vpt(env); \ | ||
9 | 14 | ||
10 | thanks | ||
11 | -- PMM | 15 | -- PMM |
12 | 16 | ||
17 | The following changes since commit 53f306f316549d20c76886903181413d20842423: | ||
13 | 18 | ||
14 | The following changes since commit c3e1d838cfa5aac1a6210c8ddf182d0ef7d95dd8: | 19 | Merge remote-tracking branch 'remotes/ehabkost-gl/tags/x86-next-pull-request' into staging (2021-06-21 11:26:04 +0100) |
15 | |||
16 | Merge remote-tracking branch 'remotes/kraxel/tags/ui-20190704-pull-request' into staging (2019-07-04 16:43:13 +0100) | ||
17 | 20 | ||
18 | are available in the Git repository at: | 21 | are available in the Git repository at: |
19 | 22 | ||
20 | https://git.linaro.org/people/pmaydell/qemu-arm.git tags/pull-target-arm-20190704-1 | 23 | https://git.linaro.org/people/pmaydell/qemu-arm.git tags/pull-target-arm-20210624 |
21 | 24 | ||
22 | for you to fetch changes up to 89a11ff756410aecb87d2c774df6e45dbf4105c1: | 25 | for you to fetch changes up to 90a76c6316cfe6416fc33814a838fb3928f746ee: |
23 | 26 | ||
24 | target/arm: Correct VMOV_imm_dp handling of short vectors (2019-07-04 17:25:30 +0100) | 27 | docs/system: arm: Add nRF boards description (2021-06-24 14:58:48 +0100) |
25 | 28 | ||
26 | ---------------------------------------------------------------- | 29 | ---------------------------------------------------------------- |
27 | target-arm queue: | 30 | target-arm queue: |
28 | * more code-movement to separate TCG-only functions into their own files | 31 | * Don't require 'virt' board to be compiled in for ACPI GHES code |
29 | * Correct VMOV_imm_dp handling of short vectors | 32 | * docs: Document which architecture extensions we emulate |
30 | * Execute Thumb instructions when their condbits are 0xf | 33 | * Fix bugs in M-profile FPCXT_NS accesses |
31 | * armv7m_systick: Forbid non-privileged accesses | 34 | * First slice of MVE patches |
32 | * Use _ra versions of cpu_stl_data() in v7M helpers | 35 | * Implement MTE3 |
33 | * v8M: Check state of exception being returned from | 36 | * docs/system: arm: Add nRF boards description |
34 | * v8M: Forcibly clear negative-priority exceptions on deactivate | ||
35 | 37 | ||
36 | ---------------------------------------------------------------- | 38 | ---------------------------------------------------------------- |
37 | Peter Maydell (6): | 39 | Alexandre Iooss (1): |
38 | arm v8M: Forcibly clear negative-priority exceptions on deactivate | 40 | docs/system: arm: Add nRF boards description |
39 | target/arm: v8M: Check state of exception being returned from | ||
40 | target/arm: Use _ra versions of cpu_stl_data() in v7M helpers | ||
41 | hw/timer/armv7m_systick: Forbid non-privileged accesses | ||
42 | target/arm: Execute Thumb instructions when their condbits are 0xf | ||
43 | target/arm: Correct VMOV_imm_dp handling of short vectors | ||
44 | 41 | ||
45 | Philippe Mathieu-Daudé (3): | 42 | Peter Collingbourne (1): |
46 | target/arm: Move debug routines to debug_helper.c | 43 | target/arm: Implement MTE3 |
47 | target/arm: Restrict semi-hosting to TCG | ||
48 | target/arm/helper: Move M profile routines to m_helper.c | ||
49 | 44 | ||
50 | target/arm/Makefile.objs | 5 +- | 45 | Peter Maydell (55): |
51 | target/arm/cpu.h | 7 + | 46 | hw/acpi: Provide stub version of acpi_ghes_record_errors() |
52 | hw/intc/armv7m_nvic.c | 54 +- | 47 | hw/acpi: Provide function acpi_ghes_present() |
53 | hw/timer/armv7m_systick.c | 26 +- | 48 | target/arm: Use acpi_ghes_present() to see if we report ACPI memory errors |
54 | target/arm/cpu.c | 9 +- | 49 | docs/system/arm: Document which architecture extensions we emulate |
55 | target/arm/debug_helper.c | 311 +++++ | 50 | target/arm/translate-vfp.c: Whitespace fixes |
56 | target/arm/helper.c | 2646 +-------------------------------------- | 51 | target/arm: Handle FPU being disabled in FPCXT_NS accesses |
57 | target/arm/m_helper.c | 2679 ++++++++++++++++++++++++++++++++++++++++ | 52 | target/arm: Don't NOCP fault for FPCXT_NS accesses |
58 | target/arm/op_helper.c | 295 ----- | 53 | target/arm: Handle writeback in VLDR/VSTR sysreg with no memory access |
59 | target/arm/translate-vfp.inc.c | 2 +- | 54 | target/arm: Factor FP context update code out into helper function |
60 | target/arm/translate.c | 15 +- | 55 | target/arm: Split vfp_access_check() into A and M versions |
61 | 11 files changed, 3096 insertions(+), 2953 deletions(-) | 56 | target/arm: Handle FPU check for FPCXT_NS insns via vfp_access_check_m() |
62 | create mode 100644 target/arm/debug_helper.c | 57 | target/arm: Implement MVE VLDR/VSTR (non-widening forms) |
63 | create mode 100644 target/arm/m_helper.c | 58 | target/arm: Implement widening/narrowing MVE VLDR/VSTR insns |
59 | target/arm: Implement MVE VCLZ | ||
60 | target/arm: Implement MVE VCLS | ||
61 | target/arm: Implement MVE VREV16, VREV32, VREV64 | ||
62 | target/arm: Implement MVE VMVN (register) | ||
63 | target/arm: Implement MVE VABS | ||
64 | target/arm: Implement MVE VNEG | ||
65 | tcg: Make gen_dup_i32/i64() public as tcg_gen_dup_i32/i64 | ||
66 | target/arm: Implement MVE VDUP | ||
67 | target/arm: Implement MVE VAND, VBIC, VORR, VORN, VEOR | ||
68 | target/arm: Implement MVE VADD, VSUB, VMUL | ||
69 | target/arm: Implement MVE VMULH | ||
70 | target/arm: Implement MVE VRMULH | ||
71 | target/arm: Implement MVE VMAX, VMIN | ||
72 | target/arm: Implement MVE VABD | ||
73 | target/arm: Implement MVE VHADD, VHSUB | ||
74 | target/arm: Implement MVE VMULL | ||
75 | target/arm: Implement MVE VMLALDAV | ||
76 | target/arm: Implement MVE VMLSLDAV | ||
77 | target/arm: Implement MVE VRMLALDAVH, VRMLSLDAVH | ||
78 | target/arm: Implement MVE VADD (scalar) | ||
79 | target/arm: Implement MVE VSUB, VMUL (scalar) | ||
80 | target/arm: Implement MVE VHADD, VHSUB (scalar) | ||
81 | target/arm: Implement MVE VBRSR | ||
82 | target/arm: Implement MVE VPST | ||
83 | target/arm: Implement MVE VQADD and VQSUB | ||
84 | target/arm: Implement MVE VQDMULH and VQRDMULH (scalar) | ||
85 | target/arm: Implement MVE VQDMULL scalar | ||
86 | target/arm: Implement MVE VQDMULH, VQRDMULH (vector) | ||
87 | target/arm: Implement MVE VQADD, VQSUB (vector) | ||
88 | target/arm: Implement MVE VQSHL (vector) | ||
89 | target/arm: Implement MVE VQRSHL | ||
90 | target/arm: Implement MVE VSHL insn | ||
91 | target/arm: Implement MVE VRSHL | ||
92 | target/arm: Implement MVE VQDMLADH and VQRDMLADH | ||
93 | target/arm: Implement MVE VQDMLSDH and VQRDMLSDH | ||
94 | target/arm: Implement MVE VQDMULL (vector) | ||
95 | target/arm: Implement MVE VRHADD | ||
96 | target/arm: Implement MVE VADC, VSBC | ||
97 | target/arm: Implement MVE VCADD | ||
98 | target/arm: Implement MVE VHCADD | ||
99 | target/arm: Implement MVE VADDV | ||
100 | target/arm: Make VMOV scalar <-> gpreg beatwise for MVE | ||
64 | 101 | ||
102 | docs/system/arm/emulation.rst | 103 ++++ | ||
103 | docs/system/arm/nrf.rst | 51 ++ | ||
104 | docs/system/target-arm.rst | 7 + | ||
105 | include/hw/acpi/ghes.h | 9 + | ||
106 | include/tcg/tcg-op.h | 8 + | ||
107 | include/tcg/tcg.h | 1 - | ||
108 | target/arm/helper-mve.h | 357 +++++++++++++ | ||
109 | target/arm/helper.h | 2 + | ||
110 | target/arm/internals.h | 11 + | ||
111 | target/arm/translate-a32.h | 3 + | ||
112 | target/arm/translate.h | 10 + | ||
113 | target/arm/m-nocp.decode | 24 + | ||
114 | target/arm/mve.decode | 240 +++++++++ | ||
115 | target/arm/vfp.decode | 14 - | ||
116 | hw/acpi/ghes-stub.c | 22 + | ||
117 | hw/acpi/ghes.c | 17 + | ||
118 | target/arm/cpu64.c | 2 +- | ||
119 | target/arm/kvm64.c | 6 +- | ||
120 | target/arm/mte_helper.c | 82 +-- | ||
121 | target/arm/mve_helper.c | 1160 +++++++++++++++++++++++++++++++++++++++++ | ||
122 | target/arm/translate-m-nocp.c | 550 +++++++++++++++++++ | ||
123 | target/arm/translate-mve.c | 759 +++++++++++++++++++++++++++ | ||
124 | target/arm/translate-vfp.c | 741 +++++++------------------- | ||
125 | tcg/tcg-op-gvec.c | 20 +- | ||
126 | MAINTAINERS | 1 + | ||
127 | hw/acpi/meson.build | 6 +- | ||
128 | target/arm/meson.build | 1 + | ||
129 | 27 files changed, 3578 insertions(+), 629 deletions(-) | ||
130 | create mode 100644 docs/system/arm/emulation.rst | ||
131 | create mode 100644 docs/system/arm/nrf.rst | ||
132 | create mode 100644 target/arm/helper-mve.h | ||
133 | create mode 100644 hw/acpi/ghes-stub.c | ||
134 | create mode 100644 target/arm/mve_helper.c | ||
135 | diff view generated by jsdifflib |