1
Last arm patches for rc3...
1
v2: drop pvpanic-pci patches.
2
2
3
thanks
3
The following changes since commit f1fcb6851aba6dd9838886dc179717a11e344a1c:
4
-- PMM
5
4
6
The following changes since commit 72138f9bf5d8c316043b0d2cc7a674f70930cf95:
5
Merge remote-tracking branch 'remotes/huth-gitlab/tags/pull-request-2021-01-19' into staging (2021-01-19 11:57:07 +0000)
7
8
Merge remote-tracking branch 'remotes/gkurz/tags/for-upstream' into staging (2018-11-26 11:46:04 +0000)
9
6
10
are available in the Git repository at:
7
are available in the Git repository at:
11
8
12
https://git.linaro.org/people/pmaydell/qemu-arm.git tags/pull-target-arm-20181126
9
https://git.linaro.org/people/pmaydell/qemu-arm.git tags/pull-target-arm-20210119-1
13
10
14
for you to fetch changes up to 58102ce7fbb2362aa53984aabcf684d164da2d9d:
11
for you to fetch changes up to b93f4fbdc48283a39089469c44a5529d79dc40a8:
15
12
16
net: cadence_gem: Remove incorrect assert() (2018-11-26 13:41:42 +0000)
13
docs: Build and install all the docs in a single manual (2021-01-19 15:45:14 +0000)
17
14
18
----------------------------------------------------------------
15
----------------------------------------------------------------
19
target-arm queue:
16
target-arm queue:
20
* some updates to MAINTAINERS file entries
17
* Implement IMPDEF pauth algorithm
21
* cadence_gem: Remove an incorrect assert()
18
* Support ARMv8.4-SEL2
19
* Fix bug where we were truncating predicate vector lengths in SVE insns
20
* npcm7xx_adc-test: Fix memleak in adc_qom_set
21
* target/arm/m_helper: Silence GCC 10 maybe-uninitialized error
22
* docs: Build and install all the docs in a single manual
22
23
23
----------------------------------------------------------------
24
----------------------------------------------------------------
24
Edgar E. Iglesias (1):
25
Gan Qixin (1):
25
net: cadence_gem: Remove incorrect assert()
26
npcm7xx_adc-test: Fix memleak in adc_qom_set
26
27
27
Eric Auger (1):
28
Peter Maydell (1):
28
MAINTAINERS: Add an ARM SMMU section
29
docs: Build and install all the docs in a single manual
29
30
30
Thomas Huth (1):
31
Philippe Mathieu-Daudé (1):
31
MAINTAINERS: Assign some more files in the hw/arm/ directory
32
target/arm/m_helper: Silence GCC 10 maybe-uninitialized error
32
33
33
hw/net/cadence_gem.c | 1 -
34
Richard Henderson (7):
34
MAINTAINERS | 23 +++++++++++++++++++++++
35
target/arm: Implement an IMPDEF pauth algorithm
35
2 files changed, 23 insertions(+), 1 deletion(-)
36
target/arm: Add cpu properties to control pauth
37
target/arm: Use object_property_add_bool for "sve" property
38
target/arm: Introduce PREDDESC field definitions
39
target/arm: Update PFIRST, PNEXT for pred_desc
40
target/arm: Update ZIP, UZP, TRN for pred_desc
41
target/arm: Update REV, PUNPK for pred_desc
36
42
43
Rémi Denis-Courmont (19):
44
target/arm: remove redundant tests
45
target/arm: add arm_is_el2_enabled() helper
46
target/arm: use arm_is_el2_enabled() where applicable
47
target/arm: use arm_hcr_el2_eff() where applicable
48
target/arm: factor MDCR_EL2 common handling
49
target/arm: Define isar_feature function to test for presence of SEL2
50
target/arm: add 64-bit S-EL2 to EL exception table
51
target/arm: add MMU stage 1 for Secure EL2
52
target/arm: add ARMv8.4-SEL2 system registers
53
target/arm: handle VMID change in secure state
54
target/arm: do S1_ptw_translate() before address space lookup
55
target/arm: translate NS bit in page-walks
56
target/arm: generalize 2-stage page-walk condition
57
target/arm: secure stage 2 translation regime
58
target/arm: set HPFAR_EL2.NS on secure stage 2 faults
59
target/arm: revector to run-time pick target EL
60
target/arm: Implement SCR_EL2.EEL2
61
target/arm: enable Secure EL2 in max CPU
62
target/arm: refactor vae1_tlbmask()
63
64
docs/conf.py | 46 ++++-
65
docs/devel/conf.py | 15 --
66
docs/index.html.in | 17 --
67
docs/interop/conf.py | 28 ---
68
docs/meson.build | 64 +++---
69
docs/specs/conf.py | 16 --
70
docs/system/arm/cpu-features.rst | 21 ++
71
docs/system/conf.py | 28 ---
72
docs/tools/conf.py | 37 ----
73
docs/user/conf.py | 15 --
74
include/qemu/xxhash.h | 98 +++++++++
75
target/arm/cpu-param.h | 2 +-
76
target/arm/cpu.h | 107 ++++++++--
77
target/arm/internals.h | 45 +++++
78
target/arm/cpu.c | 23 ++-
79
target/arm/cpu64.c | 65 ++++--
80
target/arm/helper-a64.c | 8 +-
81
target/arm/helper.c | 414 ++++++++++++++++++++++++++-------------
82
target/arm/m_helper.c | 2 +-
83
target/arm/monitor.c | 1 +
84
target/arm/op_helper.c | 4 +-
85
target/arm/pauth_helper.c | 27 ++-
86
target/arm/sve_helper.c | 33 ++--
87
target/arm/tlb_helper.c | 3 +
88
target/arm/translate-a64.c | 4 +
89
target/arm/translate-sve.c | 31 ++-
90
target/arm/translate.c | 36 +++-
91
tests/qtest/arm-cpu-features.c | 13 ++
92
tests/qtest/npcm7xx_adc-test.c | 1 +
93
.gitlab-ci.yml | 4 +-
94
30 files changed, 770 insertions(+), 438 deletions(-)
95
delete mode 100644 docs/devel/conf.py
96
delete mode 100644 docs/index.html.in
97
delete mode 100644 docs/interop/conf.py
98
delete mode 100644 docs/specs/conf.py
99
delete mode 100644 docs/system/conf.py
100
delete mode 100644 docs/tools/conf.py
101
delete mode 100644 docs/user/conf.py
102
diff view generated by jsdifflib
Deleted patch
1
From: Thomas Huth <thuth@redhat.com>
2
1
3
I apparently missed some more files and even a complete machine (the
4
"imx25-pdk") in my previous patch... but now we should hopefully have
5
a completely coverage for all available ARM boards.
6
7
Fixes: 95a5db3ae5698b49c63144610ad02913e780c828
8
Signed-off-by: Thomas Huth <thuth@redhat.com>
9
Reviewed-by: Philippe Mathieu-Daudé <philmd@redhat.com>
10
Message-id: 1542782568-20059-1-git-send-email-thuth@redhat.com
11
Signed-off-by: Peter Maydell <peter.maydell@linaro.org>
12
---
13
MAINTAINERS | 16 ++++++++++++++++
14
1 file changed, 16 insertions(+)
15
16
diff --git a/MAINTAINERS b/MAINTAINERS
17
index XXXXXXX..XXXXXXX 100644
18
--- a/MAINTAINERS
19
+++ b/MAINTAINERS
20
@@ -XXX,XX +XXX,XX @@ L: qemu-arm@nongnu.org
21
S: Odd Fixes
22
F: hw/arm/gumstix.c
23
24
+i.MX25 PDK
25
+M: Peter Maydell <peter.maydell@linaro.org>
26
+R: Jean-Christophe Dubois <jcd@tribudubois.net>
27
+L: qemu-arm@nongnu.org
28
+S: Odd Fixes
29
+F: hw/arm/fsl-imx25.c
30
+F: hw/arm/imx25_pdk.c
31
+F: hw/misc/imx25_ccm.c
32
+F: include/hw/arm/fsl-imx25.h
33
+F: include/hw/misc/imx25_ccm.h
34
+
35
i.MX31 (kzm)
36
M: Peter Chubb <peter.chubb@nicta.com.au>
37
M: Peter Maydell <peter.maydell@linaro.org>
38
@@ -XXX,XX +XXX,XX @@ R: Andrew Baumann <Andrew.Baumann@microsoft.com>
39
R: Philippe Mathieu-Daudé <f4bug@amsat.org>
40
L: qemu-arm@nongnu.org
41
S: Odd Fixes
42
+F: hw/arm/raspi.c
43
F: hw/arm/raspi_platform.h
44
F: hw/*/bcm283*
45
F: include/hw/arm/raspi*
46
@@ -XXX,XX +XXX,XX @@ F: hw/arm/spitz.c
47
F: hw/arm/tosa.c
48
F: hw/arm/z2.c
49
F: hw/*/pxa2xx*
50
+F: hw/display/tc6393xb.c
51
+F: hw/gpio/max7310.c
52
+F: hw/gpio/zaurus.c
53
F: hw/misc/mst_fpga.c
54
F: include/hw/arm/pxa.h
55
+F: include/hw/arm/sharpsl.h
56
57
SABRELITE / i.MX6
58
M: Peter Maydell <peter.maydell@linaro.org>
59
--
60
2.19.1
61
62
diff view generated by jsdifflib
Deleted patch
1
From: Eric Auger <eric.auger@redhat.com>
2
1
3
Add a new ARM SMMU section and set Eric Auger as the maintainer
4
for ARM SMMU emulation sources.
5
6
Signed-off-by: Eric Auger <eric.auger@redhat.com>
7
Message-id: 20181122180143.14237-1-eric.auger@redhat.com
8
Suggested-by: Peter Maydell <peter.maydell@linaro.org>
9
Signed-off-by: Peter Maydell <peter.maydell@linaro.org>
10
---
11
MAINTAINERS | 7 +++++++
12
1 file changed, 7 insertions(+)
13
14
diff --git a/MAINTAINERS b/MAINTAINERS
15
index XXXXXXX..XXXXXXX 100644
16
--- a/MAINTAINERS
17
+++ b/MAINTAINERS
18
@@ -XXX,XX +XXX,XX @@ F: disas/arm.c
19
F: disas/arm-a64.cc
20
F: disas/libvixl/
21
22
+ARM SMMU
23
+M: Eric Auger <eric.auger@redhat.com>
24
+L: qemu-arm@nongnu.org
25
+S: Maintained
26
+F: hw/arm/smmu*
27
+F: include/hw/arm/smmu*
28
+
29
CRIS
30
M: Edgar E. Iglesias <edgar.iglesias@gmail.com>
31
S: Maintained
32
--
33
2.19.1
34
35
diff view generated by jsdifflib