[Qemu-devel] [PULL v2 00/44] target-arm queue
[PULL v2 00/11] target-arm queue
1
v1->v2 changes: drop the "convert FEATURE_THUMB2EE" patch as
1
Massively slimmed down v2: MemTag broke bsd-user, and the npcm7xx
2
it broke compilation on arm hosts (conversion of KVM related
2
ethernet device failed 'make check' on big-endian hosts.
3
code had been forgotten)
4
3
5
thanks
6
-- PMM
4
-- PMM
7
5
8
The following changes since commit 13399aad4fa87b2878c49d02a5d3bafa6c966ba3:
6
The following changes since commit 83339e21d05c824ebc9131d644f25c23d0e41ecf:
9
7
10
Merge remote-tracking branch 'remotes/armbru/tags/pull-error-2018-10-22' into staging (2018-10-23 17:20:23 +0100)
8
Merge remote-tracking branch 'remotes/stefanha-gitlab/tags/block-pull-request' into staging (2021-02-10 15:42:20 +0000)
11
9
12
are available in the Git repository at:
10
are available in the Git repository at:
13
11
14
https://git.linaro.org/people/pmaydell/qemu-arm.git tags/pull-target-arm-20181024
12
https://git.linaro.org/people/pmaydell/qemu-arm.git tags/pull-target-arm-20210211-1
15
13
16
for you to fetch changes up to 93f379b0c43617b1361f742f261479eaed4959cb:
14
for you to fetch changes up to d3c1183ffeb71ca3a783eae3d7e1c51e71e8a621:
17
15
18
target/arm: Only flush tlb if ASID changes (2018-10-24 07:51:37 +0100)
16
target/arm: Correctly initialize MDCR_EL2.HPMN (2021-02-11 19:48:09 +0000)
19
17
20
----------------------------------------------------------------
18
----------------------------------------------------------------
21
target-arm queue:
19
target-arm queue:
22
* ssi-sd: Make devices picking up backends unavailable with -device
20
* Correctly initialize MDCR_EL2.HPMN
23
* Add support for VCPU event states
21
* versal: Use nr_apu_cpus in favor of hard coding 2
24
* Move towards making ID registers the source of truth for
22
* accel/tcg: Add URL of clang bug to comment about our workaround
25
whether a guest CPU implements a feature, rather than having
23
* Add support for FEAT_DIT, Data Independent Timing
26
parallel ID registers and feature bit flags
24
* Remove GPIO from unimplemented NPCM7XX
27
* Implement various HCR hypervisor trap/config bits
25
* Fix SCR RES1 handling
28
* Get IL bit correct for v7 syndrome values
26
* Don't migrate CPUARMState.features
29
* Report correct syndrome for FP/SIMD traps to Hyp mode
30
* hw/arm/boot: Increase compliance with kernel arm64 boot protocol
31
* Refactor A32 Neon to use generic vector infrastructure
32
* Fix a bug in A32 VLD2 "(multiple 2-element structures)" insn
33
* net: cadence_gem: Report features correctly in ID register
34
* Avoid some unnecessary TLB flushes on TTBR register writes
35
27
36
----------------------------------------------------------------
28
----------------------------------------------------------------
37
Dongjiu Geng (1):
29
Aaron Lindsay (1):
38
target/arm: Add support for VCPU event states
30
target/arm: Don't migrate CPUARMState.features
39
31
40
Edgar E. Iglesias (2):
32
Daniel Müller (1):
41
net: cadence_gem: Announce availability of priority queues
33
target/arm: Correctly initialize MDCR_EL2.HPMN
42
net: cadence_gem: Announce 64bit addressing support
43
34
44
Markus Armbruster (1):
35
Edgar E. Iglesias (1):
45
ssi-sd: Make devices picking up backends unavailable with -device
36
hw/arm: versal: Use nr_apu_cpus in favor of hard coding 2
46
37
47
Peter Maydell (10):
38
Hao Wu (1):
48
target/arm: Improve debug logging of AArch32 exception return
39
hw/arm: Remove GPIO from unimplemented NPCM7XX
49
target/arm: Make switch_mode() file-local
50
target/arm: Implement HCR.FB
51
target/arm: Implement HCR.DC
52
target/arm: ISR_EL1 bits track virtual interrupts if IMO/FMO set
53
target/arm: Implement HCR.VI and VF
54
target/arm: Implement HCR.PTW
55
target/arm: New utility function to extract EC from syndrome
56
target/arm: Get IL bit correct for v7 syndrome values
57
target/arm: Report correct syndrome for FP/SIMD traps to Hyp mode
58
40
59
Richard Henderson (29):
41
Mike Nawrocki (1):
60
target/arm: Move some system registers into a substructure
42
target/arm: Fix SCR RES1 handling
61
target/arm: V8M should not imply V7VE
62
target/arm: Convert v8 extensions from feature bits to isar tests
63
target/arm: Convert division from feature bits to isar0 tests
64
target/arm: Convert jazelle from feature bit to isar1 test
65
target/arm: Convert sve from feature bit to aa64pfr0 test
66
target/arm: Convert v8.2-fp16 from feature bit to aa64pfr0 test
67
target/arm: Hoist address increment for vector memory ops
68
target/arm: Don't call tcg_clear_temp_count
69
target/arm: Use tcg_gen_gvec_dup_i64 for LD[1-4]R
70
target/arm: Promote consecutive memory ops for aa64
71
target/arm: Mark some arrays const
72
target/arm: Use gvec for NEON VDUP
73
target/arm: Use gvec for NEON VMOV, VMVN, VBIC & VORR (immediate)
74
target/arm: Use gvec for NEON_3R_LOGIC insns
75
target/arm: Use gvec for NEON_3R_VADD_VSUB insns
76
target/arm: Use gvec for NEON_2RM_VMN, NEON_2RM_VNEG
77
target/arm: Use gvec for NEON_3R_VMUL
78
target/arm: Use gvec for VSHR, VSHL
79
target/arm: Use gvec for VSRA
80
target/arm: Use gvec for VSRI, VSLI
81
target/arm: Use gvec for NEON_3R_VML
82
target/arm: Use gvec for NEON_3R_VTST_VCEQ, NEON_3R_VCGT, NEON_3R_VCGE
83
target/arm: Use gvec for NEON VLD all lanes
84
target/arm: Reorg NEON VLD/VST all elements
85
target/arm: Promote consecutive memory ops for aa32
86
target/arm: Reorg NEON VLD/VST single element to one lane
87
target/arm: Remove writefn from TTBR0_EL3
88
target/arm: Only flush tlb if ASID changes
89
43
90
Stewart Hildebrand (1):
44
Peter Maydell (2):
91
hw/arm/boot: Increase compliance with kernel arm64 boot protocol
45
arm: Update infocenter.arm.com URLs
46
accel/tcg: Add URL of clang bug to comment about our workaround
92
47
93
target/arm/cpu.h | 221 ++++++-
48
Rebecca Cran (4):
94
target/arm/internals.h | 45 +-
49
target/arm: Add support for FEAT_DIT, Data Independent Timing
95
target/arm/kvm_arm.h | 24 +
50
target/arm: Support AA32 DIT by moving PSTATE_SS from cpsr into env->pstate
96
target/arm/translate.h | 21 +
51
target/arm: Set ID_AA64PFR0.DIT and ID_PFR0.DIT to 1 for "max" AA64 CPU
97
hw/arm/boot.c | 18 +
52
target/arm: Set ID_PFR0.DIT to 1 for "max" 32-bit CPU
98
hw/intc/armv7m_nvic.c | 12 +-
99
hw/net/cadence_gem.c | 9 +-
100
hw/sd/ssi-sd.c | 2 +
101
linux-user/aarch64/signal.c | 4 +-
102
linux-user/elfload.c | 58 +-
103
linux-user/syscall.c | 10 +-
104
target/arm/cpu.c | 238 +++----
105
target/arm/cpu64.c | 148 +++--
106
target/arm/helper.c | 395 ++++++++----
107
target/arm/kvm.c | 60 ++
108
target/arm/kvm32.c | 13 +
109
target/arm/kvm64.c | 15 +-
110
target/arm/machine.c | 25 +-
111
target/arm/op_helper.c | 2 +-
112
target/arm/translate-a64.c | 715 ++++-----------------
113
target/arm/translate.c | 1451 ++++++++++++++++++++++++++++---------------
114
21 files changed, 2013 insertions(+), 1473 deletions(-)
115
53
54
include/hw/dma/pl080.h | 7 ++--
55
include/hw/misc/arm_integrator_debug.h | 2 +-
56
include/hw/ssi/pl022.h | 5 ++-
57
target/arm/cpu.h | 17 ++++++++
58
target/arm/internals.h | 6 +++
59
accel/tcg/cpu-exec.c | 25 +++++++++---
60
hw/arm/aspeed_ast2600.c | 2 +-
61
hw/arm/musca.c | 4 +-
62
hw/arm/npcm7xx.c | 8 ----
63
hw/arm/xlnx-versal.c | 4 +-
64
hw/misc/arm_integrator_debug.c | 2 +-
65
hw/timer/arm_timer.c | 7 ++--
66
target/arm/cpu.c | 4 ++
67
target/arm/cpu64.c | 5 +++
68
target/arm/helper-a64.c | 27 +++++++++++--
69
target/arm/helper.c | 71 +++++++++++++++++++++++++++-------
70
target/arm/machine.c | 2 +-
71
target/arm/op_helper.c | 9 +----
72
target/arm/translate-a64.c | 12 ++++++
73
19 files changed, 164 insertions(+), 55 deletions(-)
74
diff view generated by jsdifflib

Patchew 2.1-devel-b67e4c2

© 2016 - 2025 Red Hat, Inc.