1
v2: dropped a couple of cadence_gem changes to ID regs that
1
v2: added Property array terminator (which caused crashes on
2
caused new clang sanitizer warnings.
2
various non-x86 host architectures).
3
3
4
-- PMM
4
The following changes since commit ae3aa5da96f4ccf0c2a28851449d92db9fcfad71:
5
5
6
The following changes since commit dddb37495b844270088e68e3bf30b764d48d863f:
6
Merge remote-tracking branch 'remotes/berrange/tags/socket-next-pull-request' into staging (2020-05-21 16:47:28 +0100)
7
8
Merge remote-tracking branch 'remotes/awilliam/tags/vfio-updates-20181015.0' into staging (2018-10-15 18:44:04 +0100)
9
7
10
are available in the Git repository at:
8
are available in the Git repository at:
11
9
12
https://git.linaro.org/people/pmaydell/qemu-arm.git tags/pull-target-arm-20181016-1
10
https://git.linaro.org/people/pmaydell/qemu-arm.git tags/pull-target-arm-20200521-1
13
11
14
for you to fetch changes up to 2ef297af07196c29446556537861f8e7dfeeae7b:
12
for you to fetch changes up to fafe7229272f39500c14845bc7ea60a8504a5a20:
15
13
16
coccinelle: new inplace-byteswaps.cocci to remove inplace-byteswapping calls (2018-10-16 17:14:55 +0100)
14
linux-user/arm/signal.c: Drop TARGET_CONFIG_CPU_32 (2020-05-21 22:05:27 +0100)
17
15
18
----------------------------------------------------------------
16
----------------------------------------------------------------
19
target-arm queue:
17
target-arm queue:
20
* hw/arm/virt: add DT property /secure-chosen/stdout-path indicating secure UART
18
* tests/acceptance: Add a test for the canon-a1100 machine
21
* target/arm: Fix aarch64_sve_change_el wrt EL0
19
* docs/system: Document some of the Arm development boards
22
* target/arm: Define fields of ISAR registers
20
* linux-user: make BKPT insn cause SIGTRAP, not be a syscall
23
* target/arm: Align cortex-r5 id_isar0
21
* target/arm: Remove unused GEN_NEON_INTEGER_OP macro
24
* target/arm: Fix cortex-a7 id_isar0
22
* fsl-imx25, fsl-imx31, fsl-imx6, fsl-imx6ul, fsl-imx7: implement watchdog
25
* net/cadence_gem: Fix various bugs, add support for new
23
* hw/arm: Use qemu_log_mask() instead of hw_error() in various places
26
features that will be used by the Xilinx Versal board
24
* ARM: PL061: Introduce N_GPIOS
27
* target-arm: powerctl: Enable HVC when starting CPUs to EL2
25
* target/arm: Improve clear_vec_high() usage
28
* target/arm: Add the Cortex-A72
26
* target/arm: Allow user-mode code to write CPSR.E via MSR
29
* target/arm: Mark PMINTENCLR and PMINTENCLR_EL1 accesses as possibly doing IO
27
* linux-user/arm: Reset CPSR_E when entering a signal handler
30
* target/arm: Mask PMOVSR writes based on supported counters
28
* linux-user/arm/signal.c: Drop TARGET_CONFIG_CPU_32
31
* target/arm: Initialize ARMMMUFaultInfo in v7m_stack_read/write
32
* coccinelle: new inplace-byteswaps.cocci to remove inplace-byteswapping calls
33
29
34
----------------------------------------------------------------
30
----------------------------------------------------------------
35
Aaron Lindsay (2):
31
Amanieu d'Antras (1):
36
target/arm: Mark PMINTENCLR and PMINTENCLR_EL1 accesses as possibly doing IO
32
linux-user/arm: Reset CPSR_E when entering a signal handler
37
target/arm: Mask PMOVSR writes based on supported counters
38
33
39
Edgar E. Iglesias (8):
34
Geert Uytterhoeven (1):
40
net: cadence_gem: Disable TSU feature bit
35
ARM: PL061: Introduce N_GPIOS
41
net: cadence_gem: Use uint32_t for 32bit descriptor words
42
net: cadence_gem: Add macro with max number of descriptor words
43
net: cadence_gem: Add support for extended descriptors
44
net: cadence_gem: Add support for selecting the DMA MemoryRegion
45
net: cadence_gem: Implement support for 64bit descriptor addresses
46
target-arm: powerctl: Enable HVC when starting CPUs to EL2
47
target/arm: Add the Cortex-A72
48
36
49
Jerome Forissier (1):
37
Guenter Roeck (8):
50
hw/arm/virt: add DT property /secure-chosen/stdout-path indicating secure UART
38
hw: Move i.MX watchdog driver to hw/watchdog
39
hw/watchdog: Implement full i.MX watchdog support
40
hw/arm/fsl-imx25: Wire up watchdog
41
hw/arm/fsl-imx31: Wire up watchdog
42
hw/arm/fsl-imx6: Connect watchdog interrupts
43
hw/arm/fsl-imx6ul: Connect watchdog interrupts
44
hw/arm/fsl-imx7: Instantiate various unimplemented devices
45
hw/arm/fsl-imx7: Connect watchdog interrupts
51
46
52
Peter Maydell (2):
47
Peter Maydell (12):
53
target/arm: Initialize ARMMMUFaultInfo in v7m_stack_read/write
48
docs/system: Add 'Arm' to the Integrator/CP document title
54
coccinelle: new inplace-byteswaps.cocci to remove inplace-byteswapping calls
49
docs/system: Sort Arm board index into alphabetical order
50
docs/system: Document Arm Versatile Express boards
51
docs/system: Document the various MPS2 models
52
docs/system: Document Musca boards
53
linux-user/arm: BKPT should cause SIGTRAP, not be a syscall
54
linux-user/arm: Remove bogus SVC 0xf0002 handling
55
linux-user/arm: Handle invalid arm-specific syscalls correctly
56
linux-user/arm: Fix identification of syscall numbers
57
target/arm: Remove unused GEN_NEON_INTEGER_OP macro
58
target/arm: Allow user-mode code to write CPSR.E via MSR
59
linux-user/arm/signal.c: Drop TARGET_CONFIG_CPU_32
55
60
56
Richard Henderson (4):
61
Philippe Mathieu-Daudé (4):
57
target/arm: Fix aarch64_sve_change_el wrt EL0
62
hw/arm/integratorcp: Replace hw_error() by qemu_log_mask()
58
target/arm: Define fields of ISAR registers
63
hw/arm/pxa2xx: Replace hw_error() by qemu_log_mask()
59
target/arm: Align cortex-r5 id_isar0
64
hw/char/xilinx_uartlite: Replace hw_error() by qemu_log_mask()
60
target/arm: Fix cortex-a7 id_isar0
65
hw/timer/exynos4210_mct: Replace hw_error() by qemu_log_mask()
61
66
62
include/hw/net/cadence_gem.h | 7 +-
67
Richard Henderson (2):
63
target/arm/cpu.h | 95 ++++++++++++++-
68
target/arm: Use tcg_gen_gvec_mov for clear_vec_high
64
hw/arm/virt.c | 4 +
69
target/arm: Use clear_vec_high more effectively
65
hw/net/cadence_gem.c | 185 ++++++++++++++++++++---------
66
target/arm/arm-powerctl.c | 10 ++
67
target/arm/cpu.c | 7 +-
68
target/arm/cpu64.c | 66 +++++++++-
69
target/arm/helper.c | 27 +++--
70
target/arm/op_helper.c | 6 +-
71
scripts/coccinelle/inplace-byteswaps.cocci | 65 ++++++++++
72
10 files changed, 402 insertions(+), 70 deletions(-)
73
create mode 100644 scripts/coccinelle/inplace-byteswaps.cocci
74
70
71
Thomas Huth (1):
72
tests/acceptance: Add a test for the canon-a1100 machine
73
74
docs/system/arm/integratorcp.rst | 4 +-
75
docs/system/arm/mps2.rst | 29 +++
76
docs/system/arm/musca.rst | 31 +++
77
docs/system/arm/vexpress.rst | 60 ++++++
78
docs/system/target-arm.rst | 20 +-
79
include/hw/arm/fsl-imx25.h | 5 +
80
include/hw/arm/fsl-imx31.h | 4 +
81
include/hw/arm/fsl-imx6.h | 2 +-
82
include/hw/arm/fsl-imx6ul.h | 2 +-
83
include/hw/arm/fsl-imx7.h | 23 ++-
84
include/hw/misc/imx2_wdt.h | 33 ----
85
include/hw/watchdog/wdt_imx2.h | 90 +++++++++
86
target/arm/cpu.h | 2 +-
87
hw/arm/fsl-imx25.c | 10 +
88
hw/arm/fsl-imx31.c | 6 +
89
hw/arm/fsl-imx6.c | 9 +
90
hw/arm/fsl-imx6ul.c | 10 +
91
hw/arm/fsl-imx7.c | 35 ++++
92
hw/arm/integratorcp.c | 23 ++-
93
hw/arm/pxa2xx_gpio.c | 7 +-
94
hw/char/xilinx_uartlite.c | 5 +-
95
hw/display/pxa2xx_lcd.c | 8 +-
96
hw/dma/pxa2xx_dma.c | 14 +-
97
hw/gpio/pl061.c | 12 +-
98
hw/misc/imx2_wdt.c | 90 ---------
99
hw/timer/exynos4210_mct.c | 12 +-
100
hw/watchdog/wdt_imx2.c | 304 +++++++++++++++++++++++++++++
101
linux-user/arm/cpu_loop.c | 145 ++++++++------
102
linux-user/arm/signal.c | 15 +-
103
target/arm/translate-a64.c | 63 +++---
104
target/arm/translate.c | 23 ---
105
MAINTAINERS | 6 +
106
hw/arm/Kconfig | 5 +
107
hw/misc/Makefile.objs | 1 -
108
hw/watchdog/Kconfig | 3 +
109
hw/watchdog/Makefile.objs | 1 +
110
tests/acceptance/machine_arm_canona1100.py | 35 ++++
111
37 files changed, 855 insertions(+), 292 deletions(-)
112
create mode 100644 docs/system/arm/mps2.rst
113
create mode 100644 docs/system/arm/musca.rst
114
create mode 100644 docs/system/arm/vexpress.rst
115
delete mode 100644 include/hw/misc/imx2_wdt.h
116
create mode 100644 include/hw/watchdog/wdt_imx2.h
117
delete mode 100644 hw/misc/imx2_wdt.c
118
create mode 100644 hw/watchdog/wdt_imx2.c
119
create mode 100644 tests/acceptance/machine_arm_canona1100.py
120
diff view generated by jsdifflib