[Qemu-devel] [PULL 00/17] target-arm queue
[PULL v2 00/20] target-arm queue
1
v2: dropped a couple of cadence_gem changes to ID regs that
1
Forgot to add system/index to docs/index.rst (one line tweak).
2
caused new clang sanitizer warnings.
2
Rest of series same as v1.
3
3
4
-- PMM
4
The following changes since commit b7c359c748a2e3ccb97a184b9739feb2cd48de2f:
5
5
6
The following changes since commit dddb37495b844270088e68e3bf30b764d48d863f:
6
Merge remote-tracking branch 'remotes/vivier2/tags/linux-user-for-5.0-pull-request' into staging (2020-01-23 14:38:43 +0000)
7
8
Merge remote-tracking branch 'remotes/awilliam/tags/vfio-updates-20181015.0' into staging (2018-10-15 18:44:04 +0100)
9
7
10
are available in the Git repository at:
8
are available in the Git repository at:
11
9
12
https://git.linaro.org/people/pmaydell/qemu-arm.git tags/pull-target-arm-20181016-1
10
https://git.linaro.org/people/pmaydell/qemu-arm.git tags/pull-target-arm-20200123-1
13
11
14
for you to fetch changes up to 2ef297af07196c29446556537861f8e7dfeeae7b:
12
for you to fetch changes up to 3efba2eac3f2ac1f84f75465597f361626a6d0d5:
15
13
16
coccinelle: new inplace-byteswaps.cocci to remove inplace-byteswapping calls (2018-10-16 17:14:55 +0100)
14
hw/arm/exynos4210: Connect serial port DMA busy signals with pl330 (2020-01-23 15:34:05 +0000)
17
15
18
----------------------------------------------------------------
16
----------------------------------------------------------------
19
target-arm queue:
17
target-arm queue:
20
* hw/arm/virt: add DT property /secure-chosen/stdout-path indicating secure UART
18
* fix bug in PAuth emulation
21
* target/arm: Fix aarch64_sve_change_el wrt EL0
19
* add PMU to Cortex-R5, Cortex-R5F
22
* target/arm: Define fields of ISAR registers
20
* qemu-nbd: Convert documentation to rST
23
* target/arm: Align cortex-r5 id_isar0
21
* qemu-block-drivers: Convert documentation to rST
24
* target/arm: Fix cortex-a7 id_isar0
22
* Fix Exynos4210 UART DMA support
25
* net/cadence_gem: Fix various bugs, add support for new
23
* Various minor code cleanups
26
features that will be used by the Xilinx Versal board
27
* target-arm: powerctl: Enable HVC when starting CPUs to EL2
28
* target/arm: Add the Cortex-A72
29
* target/arm: Mark PMINTENCLR and PMINTENCLR_EL1 accesses as possibly doing IO
30
* target/arm: Mask PMOVSR writes based on supported counters
31
* target/arm: Initialize ARMMMUFaultInfo in v7m_stack_read/write
32
* coccinelle: new inplace-byteswaps.cocci to remove inplace-byteswapping calls
33
24
34
----------------------------------------------------------------
25
----------------------------------------------------------------
35
Aaron Lindsay (2):
26
Andrew Jones (1):
36
target/arm: Mark PMINTENCLR and PMINTENCLR_EL1 accesses as possibly doing IO
27
target/arm/arch_dump: Add SVE notes
37
target/arm: Mask PMOVSR writes based on supported counters
38
28
39
Edgar E. Iglesias (8):
29
Clement Deschamps (1):
40
net: cadence_gem: Disable TSU feature bit
30
target/arm: add PMU feature to cortex-r5 and cortex-r5f
41
net: cadence_gem: Use uint32_t for 32bit descriptor words
42
net: cadence_gem: Add macro with max number of descriptor words
43
net: cadence_gem: Add support for extended descriptors
44
net: cadence_gem: Add support for selecting the DMA MemoryRegion
45
net: cadence_gem: Implement support for 64bit descriptor addresses
46
target-arm: powerctl: Enable HVC when starting CPUs to EL2
47
target/arm: Add the Cortex-A72
48
31
49
Jerome Forissier (1):
32
Guenter Roeck (8):
50
hw/arm/virt: add DT property /secure-chosen/stdout-path indicating secure UART
33
dma/pl330: Convert to support tracing
34
hw/core/or-irq: Increase limit of or-lines to 48
35
hw/arm/exynos4210: Fix DMA initialization
36
hw/char/exynos4210_uart: Convert to support tracing
37
hw/char/exynos4210_uart: Implement post_load function
38
hw/char/exynos4210_uart: Implement Rx FIFO level triggers and timeouts
39
hw/char/exynos4210_uart: Add receive DMA support
40
hw/arm/exynos4210: Connect serial port DMA busy signals with pl330
51
41
52
Peter Maydell (2):
42
Keqian Zhu (2):
53
target/arm: Initialize ARMMMUFaultInfo in v7m_stack_read/write
43
hw/acpi: Remove extra indent in ACPI GED hotplug cb
54
coccinelle: new inplace-byteswaps.cocci to remove inplace-byteswapping calls
44
hw/arm: Use helper function to trigger hotplug handler plug
55
45
56
Richard Henderson (4):
46
Peter Maydell (3):
57
target/arm: Fix aarch64_sve_change_el wrt EL0
47
qemu-nbd: Convert invocation documentation to rST
58
target/arm: Define fields of ISAR registers
48
docs: Create stub system manual
59
target/arm: Align cortex-r5 id_isar0
49
qemu-block-drivers: Convert to rST
60
target/arm: Fix cortex-a7 id_isar0
61
50
62
include/hw/net/cadence_gem.h | 7 +-
51
Philippe Mathieu-Daudé (1):
63
target/arm/cpu.h | 95 ++++++++++++++-
52
hw/misc/stm32f4xx_syscfg: Fix copy/paste error
64
hw/arm/virt.c | 4 +
65
hw/net/cadence_gem.c | 185 ++++++++++++++++++++---------
66
target/arm/arm-powerctl.c | 10 ++
67
target/arm/cpu.c | 7 +-
68
target/arm/cpu64.c | 66 +++++++++-
69
target/arm/helper.c | 27 +++--
70
target/arm/op_helper.c | 6 +-
71
scripts/coccinelle/inplace-byteswaps.cocci | 65 ++++++++++
72
10 files changed, 402 insertions(+), 70 deletions(-)
73
create mode 100644 scripts/coccinelle/inplace-byteswaps.cocci
74
53
54
Richard Henderson (3):
55
tests/tcg/aarch64: Fix compilation parameters for pauth-%
56
tests/tcg/aarch64: Add pauth-3
57
tests/tcg/aarch64: Add pauth-4
58
59
Vincent Dehors (1):
60
target/arm: Fix PAuth sbox functions
61
62
Makefile | 37 +-
63
tests/tcg/aarch64/Makefile.softmmu-target | 5 +-
64
tests/tcg/aarch64/Makefile.target | 3 +-
65
include/elf.h | 1 +
66
include/hw/arm/exynos4210.h | 4 +
67
include/hw/or-irq.h | 2 +-
68
target/arm/cpu.h | 25 +
69
hw/acpi/generic_event_device.c | 2 +-
70
hw/arm/exynos4210.c | 77 ++-
71
hw/arm/virt.c | 6 +-
72
hw/char/exynos4210_uart.c | 245 +++++---
73
hw/dma/pl330.c | 88 +--
74
hw/misc/stm32f4xx_syscfg.c | 2 +-
75
target/arm/arch_dump.c | 124 +++-
76
target/arm/cpu.c | 1 +
77
target/arm/kvm64.c | 24 -
78
target/arm/pauth_helper.c | 4 +-
79
tests/tcg/aarch64/pauth-1.c | 2 -
80
tests/tcg/aarch64/pauth-2.c | 2 -
81
tests/tcg/aarch64/pauth-4.c | 25 +
82
tests/tcg/aarch64/system/pauth-3.c | 40 ++
83
MAINTAINERS | 1 +
84
docs/index.html.in | 1 +
85
docs/index.rst | 2 +-
86
docs/interop/conf.py | 4 +-
87
docs/interop/index.rst | 1 +
88
docs/interop/qemu-nbd.rst | 263 ++++++++
89
docs/interop/qemu-option-trace.rst.inc | 30 +
90
docs/qemu-block-drivers.texi | 889 ---------------------------
91
docs/system/conf.py | 22 +
92
docs/system/index.rst | 17 +
93
docs/system/qemu-block-drivers.rst | 985 ++++++++++++++++++++++++++++++
94
hw/char/trace-events | 20 +
95
hw/dma/trace-events | 24 +
96
qemu-doc.texi | 18 -
97
qemu-nbd.texi | 214 -------
98
qemu-option-trace.texi | 4 +
99
qemu-options.hx | 2 +-
100
38 files changed, 1898 insertions(+), 1318 deletions(-)
101
create mode 100644 tests/tcg/aarch64/pauth-4.c
102
create mode 100644 tests/tcg/aarch64/system/pauth-3.c
103
create mode 100644 docs/interop/qemu-nbd.rst
104
create mode 100644 docs/interop/qemu-option-trace.rst.inc
105
delete mode 100644 docs/qemu-block-drivers.texi
106
create mode 100644 docs/system/conf.py
107
create mode 100644 docs/system/index.rst
108
create mode 100644 docs/system/qemu-block-drivers.rst
109
delete mode 100644 qemu-nbd.texi
110
diff view generated by jsdifflib

Patchew 2.1-devel-b67e4c2

© 2016 - 2025 Red Hat, Inc.