[Qemu-devel] [PULL 00/25] target-arm queue
[Qemu-devel] [PULL 00/17] target-arm queue
1
target-arm queue. This has the "plumb txattrs through various
1
v2: dropped a couple of cadence_gem changes to ID regs that
2
bits of exec.c" patches, and a collection of bug fixes from
2
caused new clang sanitizer warnings.
3
various people.
4
3
5
v2: fix compile error on arm hosts...
6
7
thanks
8
-- PMM
4
-- PMM
9
5
6
The following changes since commit dddb37495b844270088e68e3bf30b764d48d863f:
10
7
11
The following changes since commit a3ac12fba028df90f7b3dbec924995c126c41022:
8
Merge remote-tracking branch 'remotes/awilliam/tags/vfio-updates-20181015.0' into staging (2018-10-15 18:44:04 +0100)
12
13
Merge remote-tracking branch 'remotes/ehabkost/tags/numa-next-pull-request' into staging (2018-05-31 11:12:36 +0100)
14
9
15
are available in the Git repository at:
10
are available in the Git repository at:
16
11
17
git://git.linaro.org/people/pmaydell/qemu-arm.git tags/pull-target-arm-20180531-1
12
https://git.linaro.org/people/pmaydell/qemu-arm.git tags/pull-target-arm-20181016-1
18
13
19
for you to fetch changes up to 2f15b79280cf71b7991dfd3f0312a1797630e376:
14
for you to fetch changes up to 2ef297af07196c29446556537861f8e7dfeeae7b:
20
15
21
KVM: GIC: Fix memory leak due to calling kvm_init_irq_routing twice (2018-05-31 16:32:35 +0100)
16
coccinelle: new inplace-byteswaps.cocci to remove inplace-byteswapping calls (2018-10-16 17:14:55 +0100)
22
17
23
----------------------------------------------------------------
18
----------------------------------------------------------------
24
target-arm queue:
19
target-arm queue:
25
* target/arm: Honour FPCR.FZ in FRECPX
20
* hw/arm/virt: add DT property /secure-chosen/stdout-path indicating secure UART
26
* MAINTAINERS: Add entries for newer MPS2 boards and devices
21
* target/arm: Fix aarch64_sve_change_el wrt EL0
27
* hw/intc/arm_gicv3: Fix APxR<n> register dispatching
22
* target/arm: Define fields of ISAR registers
28
* arm_gicv3_kvm: fix bug in writing zero bits back to the in-kernel
23
* target/arm: Align cortex-r5 id_isar0
29
GIC state
24
* target/arm: Fix cortex-a7 id_isar0
30
* tcg: Fix helper function vs host abi for float16
25
* net/cadence_gem: Fix various bugs, add support for new
31
* arm: fix qemu crash on startup with -bios option
26
features that will be used by the Xilinx Versal board
32
* arm: fix malloc type mismatch
27
* target-arm: powerctl: Enable HVC when starting CPUs to EL2
33
* xlnx-zdma: Correct mem leaks and memset to zero on desc unaligned errors
28
* target/arm: Add the Cortex-A72
34
* Correct CPACR reset value for v7 cores
29
* target/arm: Mark PMINTENCLR and PMINTENCLR_EL1 accesses as possibly doing IO
35
* memory.h: Improve IOMMU related documentation
30
* target/arm: Mask PMOVSR writes based on supported counters
36
* exec: Plumb transaction attributes through various functions in
31
* target/arm: Initialize ARMMMUFaultInfo in v7m_stack_read/write
37
preparation for allowing IOMMUs to see them
32
* coccinelle: new inplace-byteswaps.cocci to remove inplace-byteswapping calls
38
* vmstate.h: Provide VMSTATE_BOOL_SUB_ARRAY
39
* ARM: ACPI: Fix use-after-free due to memory realloc
40
* KVM: GIC: Fix memory leak due to calling kvm_init_irq_routing twice
41
33
42
----------------------------------------------------------------
34
----------------------------------------------------------------
43
Francisco Iglesias (1):
35
Aaron Lindsay (2):
44
xlnx-zdma: Correct mem leaks and memset to zero on desc unaligned errors
36
target/arm: Mark PMINTENCLR and PMINTENCLR_EL1 accesses as possibly doing IO
37
target/arm: Mask PMOVSR writes based on supported counters
45
38
46
Igor Mammedov (1):
39
Edgar E. Iglesias (8):
47
arm: fix qemu crash on startup with -bios option
40
net: cadence_gem: Disable TSU feature bit
41
net: cadence_gem: Use uint32_t for 32bit descriptor words
42
net: cadence_gem: Add macro with max number of descriptor words
43
net: cadence_gem: Add support for extended descriptors
44
net: cadence_gem: Add support for selecting the DMA MemoryRegion
45
net: cadence_gem: Implement support for 64bit descriptor addresses
46
target-arm: powerctl: Enable HVC when starting CPUs to EL2
47
target/arm: Add the Cortex-A72
48
48
49
Jan Kiszka (1):
49
Jerome Forissier (1):
50
hw/intc/arm_gicv3: Fix APxR<n> register dispatching
50
hw/arm/virt: add DT property /secure-chosen/stdout-path indicating secure UART
51
51
52
Paolo Bonzini (1):
52
Peter Maydell (2):
53
arm: fix malloc type mismatch
53
target/arm: Initialize ARMMMUFaultInfo in v7m_stack_read/write
54
coccinelle: new inplace-byteswaps.cocci to remove inplace-byteswapping calls
54
55
55
Peter Maydell (17):
56
Richard Henderson (4):
56
target/arm: Honour FPCR.FZ in FRECPX
57
target/arm: Fix aarch64_sve_change_el wrt EL0
57
MAINTAINERS: Add entries for newer MPS2 boards and devices
58
target/arm: Define fields of ISAR registers
58
Correct CPACR reset value for v7 cores
59
target/arm: Align cortex-r5 id_isar0
59
memory.h: Improve IOMMU related documentation
60
target/arm: Fix cortex-a7 id_isar0
60
Make tb_invalidate_phys_addr() take a MemTxAttrs argument
61
Make address_space_translate{, _cached}() take a MemTxAttrs argument
62
Make address_space_map() take a MemTxAttrs argument
63
Make address_space_access_valid() take a MemTxAttrs argument
64
Make flatview_extend_translation() take a MemTxAttrs argument
65
Make memory_region_access_valid() take a MemTxAttrs argument
66
Make MemoryRegion valid.accepts callback take a MemTxAttrs argument
67
Make flatview_access_valid() take a MemTxAttrs argument
68
Make flatview_translate() take a MemTxAttrs argument
69
Make address_space_get_iotlb_entry() take a MemTxAttrs argument
70
Make flatview_do_translate() take a MemTxAttrs argument
71
Make address_space_translate_iommu take a MemTxAttrs argument
72
vmstate.h: Provide VMSTATE_BOOL_SUB_ARRAY
73
61
74
Richard Henderson (1):
62
include/hw/net/cadence_gem.h | 7 +-
75
tcg: Fix helper function vs host abi for float16
63
target/arm/cpu.h | 95 ++++++++++++++-
64
hw/arm/virt.c | 4 +
65
hw/net/cadence_gem.c | 185 ++++++++++++++++++++---------
66
target/arm/arm-powerctl.c | 10 ++
67
target/arm/cpu.c | 7 +-
68
target/arm/cpu64.c | 66 +++++++++-
69
target/arm/helper.c | 27 +++--
70
target/arm/op_helper.c | 6 +-
71
scripts/coccinelle/inplace-byteswaps.cocci | 65 ++++++++++
72
10 files changed, 402 insertions(+), 70 deletions(-)
73
create mode 100644 scripts/coccinelle/inplace-byteswaps.cocci
76
74
77
Shannon Zhao (3):
78
arm_gicv3_kvm: increase clroffset accordingly
79
ARM: ACPI: Fix use-after-free due to memory realloc
80
KVM: GIC: Fix memory leak due to calling kvm_init_irq_routing twice
81
82
include/exec/exec-all.h | 5 +-
83
include/exec/helper-head.h | 2 +-
84
include/exec/memory-internal.h | 3 +-
85
include/exec/memory.h | 128 +++++++++++++++++++++++++++++++++++------
86
include/migration/vmstate.h | 3 +
87
include/sysemu/dma.h | 6 +-
88
accel/tcg/translate-all.c | 4 +-
89
exec.c | 95 ++++++++++++++++++------------
90
hw/arm/boot.c | 18 +++---
91
hw/arm/virt-acpi-build.c | 20 +++++--
92
hw/dma/xlnx-zdma.c | 10 +++-
93
hw/hppa/dino.c | 3 +-
94
hw/intc/arm_gic_kvm.c | 1 -
95
hw/intc/arm_gicv3_cpuif.c | 12 ++--
96
hw/intc/arm_gicv3_kvm.c | 2 +-
97
hw/nvram/fw_cfg.c | 12 ++--
98
hw/s390x/s390-pci-inst.c | 3 +-
99
hw/scsi/esp.c | 3 +-
100
hw/vfio/common.c | 3 +-
101
hw/virtio/vhost.c | 3 +-
102
hw/xen/xen_pt_msi.c | 3 +-
103
memory.c | 12 ++--
104
memory_ldst.inc.c | 18 +++---
105
target/arm/gdbstub.c | 3 +-
106
target/arm/helper-a64.c | 41 +++++++------
107
target/arm/helper.c | 90 ++++++++++++++++-------------
108
target/arm/kvm.c | 3 +-
109
target/ppc/mmu-hash64.c | 3 +-
110
target/riscv/helper.c | 2 +-
111
target/s390x/diag.c | 6 +-
112
target/s390x/excp_helper.c | 3 +-
113
target/s390x/mmu_helper.c | 3 +-
114
target/s390x/sigp.c | 3 +-
115
target/xtensa/op_helper.c | 3 +-
116
MAINTAINERS | 9 ++-
117
35 files changed, 355 insertions(+), 183 deletions(-)
118
diff view generated by jsdifflib

Patchew 2.1-devel-b67e4c2

© 2016 - 2025 Red Hat, Inc.