target/arm, cris, mips: optimize "swap bytes within words"

[Qemu-devel] [PATCH 0/4] target/arm, cris, mips: optimize "swap bytes within words"

Aurelien Jarno posted 4 patches 6 years, 11 months ago

Download series mbox

Patches applied successfully (tree, apply log)
git fetch https://github.com/patchew-project/qemu tags/patchew/20170516230159.4195-1-aurelien@aurel32.net

Test checkpatch passed

Test docker passed

Test s390x passed

target/arm/translate-a64.c | 24 ++++++------------------
target/arm/translate.c     |  6 ++++--
target/cris/translate.c    | 15 +++++++--------
target/mips/translate.c    | 18 ++++++++++++------
4 files changed, 29 insertions(+), 34 deletions(-)

Expand all Fold all

[Qemu-devel] [PATCH 0/4] target/arm, cris, mips: optimize "swap bytes within words"

Posted by Aurelien Jarno 6 years, 11 months ago

This patchset optimizes the "swap bytes within words" instructions on the
arm, cris and mips targets. It all started with the patchset from Philippe
Mathieu-Daudé optimizing TCG code by using the extract op. Looking at the
patch I have found that the aarch64 rev16 function can be optimized even
more. Richard Henderson then suggested an even more optimized version.

Aurelien Jarno (4):
  target/arm: optimize aarch32 rev16
  target/arm: simplify and optimize aarch64 rev16
  target/cris: optimize swap
  target/mips: optimize WSBH, DSBH and DSHD

 target/arm/translate-a64.c | 24 ++++++------------------
 target/arm/translate.c     |  6 ++++--
 target/cris/translate.c    | 15 +++++++--------
 target/mips/translate.c    | 18 ++++++++++++------
 4 files changed, 29 insertions(+), 34 deletions(-)

-- 
2.11.0