[Qemu-devel] [PULL 00/36] target-arm queue
[PULL 0/1] target-arm queue
1
Try #2, with the compile failure in kvm32.c fixed
1
The following changes since commit e3debd5e7d0ce031356024878a0a18b9d109354a:
2
(trivial change, not resending patches)
3
2
4
thanks
3
Merge tag 'pull-request-2023-03-24' of https://gitlab.com/thuth/qemu into staging (2023-03-24 16:08:46 +0000)
5
-- PMM
6
4
7
The following changes since commit 98bfaac788be0ca63d7d010c8d4ba100ff1d8278:
5
are available in the Git repository at:
8
6
9
Merge remote-tracking branch 'remotes/armbru/tags/pull-qapi-2017-09-01-v3' into staging (2017-09-04 13:28:09 +0100)
7
https://git.linaro.org/people/pmaydell/qemu-arm.git tags/pull-target-arm-20230328
10
8
11
are available in the git repository at:
9
for you to fetch changes up to 46e3b237c52e0c48bfd81bce020b51fbe300b23a:
12
10
13
git://git.linaro.org/people/pmaydell/qemu-arm.git tags/pull-target-arm-20170904-1
11
target/arm/gdbstub: Only advertise M-profile features if TCG available (2023-03-28 10:53:40 +0100)
14
15
for you to fetch changes up to 0b8095ec9e924dc00636ab2069d88dec6592a75d:
16
17
arm_gicv3_kvm: Fix compile warning (2017-09-04 15:21:56 +0100)
18
12
19
----------------------------------------------------------------
13
----------------------------------------------------------------
20
target-arm:
14
target-arm queue:
21
* collection of M profile cleanups and minor bugfixes
15
* fix part of the "TCG-disabled builds are broken" issue
22
* loader: handle ELF files with overlapping zero-init data
23
* virt: allow PMU instantiation with userspace irqchip
24
* wdt_aspeed: Add support for the reset width register
25
* cpu: Define new cpu_transaction_failed() hook
26
* arm: Support generating CPU exceptions on memory
27
transaction failures (bus faults)
28
* Mark some SoC devices as not user-creatable
29
* arm: Fix aa64 ldp register writeback
30
* arm_gicv3_kvm: Fix compile warning
31
16
32
----------------------------------------------------------------
17
----------------------------------------------------------------
33
Andrew Jeffery (2):
18
Philippe Mathieu-Daudé (1):
34
watchdog: wdt_aspeed: Add support for the reset width register
19
target/arm/gdbstub: Only advertise M-profile features if TCG available
35
aspeed_soc: Propagate silicon-rev to watchdog
36
20
37
Andrew Jones (4):
21
target/arm/gdbstub.c | 5 +++--
38
hw/arm/virt: add pmu interrupt state
22
1 file changed, 3 insertions(+), 2 deletions(-)
39
target/arm/kvm: pmu: split init and set-irq stages
40
hw/arm/virt: allow pmu instantiation with userspace irqchip
41
target/arm/kvm: pmu: improve error handling
42
23
43
Peter Maydell (25):
44
target/arm: Use MMUAccessType enum rather than int
45
target/arm: Don't trap WFI/WFE for M profile
46
target/arm: Consolidate PMSA handling in get_phys_addr()
47
target/arm: Tighten up Thumb decode where new v8M insns will be
48
hw/intc/armv7m_nvic.c: Remove out of date comment
49
target/arm: Remove incorrect comment about MPU_CTRL
50
target/arm: Fix outdated comment about exception exit
51
target/arm: Define and use XPSR bit masks
52
target/arm: Don't store M profile PRIMASK and FAULTMASK in daif
53
target/arm: Don't use cpsr_write/cpsr_read to transfer M profile XPSR
54
target/arm: Make arm_cpu_dump_state() handle the M-profile XPSR
55
target/arm: Don't calculate lr in arm_v7m_cpu_do_interrupt() until needed
56
target/arm: Create and use new function arm_v7m_is_handler_mode()
57
armv7m_nvic.h: Move from include/hw/arm to include/hw/intc
58
nvic: Implement "user accesses BusFault" SCS region behaviour
59
loader: Handle ELF files with overlapping zero-initialized data
60
loader: Ignore zero-sized ELF segments
61
memory.h: Move MemTxResult type to memattrs.h
62
cpu: Define new cpu_transaction_failed() hook
63
cputlb: Support generating CPU exceptions on memory transaction failures
64
boards.h: Define new flag ignore_memory_transaction_failures
65
hw/arm: Set ignore_memory_transaction_failures for most ARM boards
66
target/arm: Factor out fault delivery code
67
target/arm: Allow deliver_fault() caller to specify EA bit
68
target/arm: Implement new do_transaction_failed hook
69
70
Philippe Mathieu-Daudé (1):
71
hw/arm: use defined type name instead of hard-coded string
72
73
Pranith Kumar (1):
74
arm_gicv3_kvm: Fix compile warning
75
76
Richard Henderson (1):
77
target/arm: Fix aa64 ldp register writeback
78
79
Thomas Huth (2):
80
hw/arm/aspeed_soc: Mark devices as user_creatable = false
81
hw/arm/digic: Mark device with user_creatable = false
82
83
include/exec/memattrs.h | 10 +++
84
include/exec/memory.h | 10 ---
85
include/hw/arm/armv7m.h | 2 +-
86
include/hw/boards.h | 11 +++
87
include/hw/elf_ops.h | 72 +++++++++++++--
88
include/hw/{arm => intc}/armv7m_nvic.h | 0
89
include/hw/watchdog/wdt_aspeed.h | 2 +
90
include/qom/cpu.h | 27 ++++++
91
softmmu_template.h | 4 +-
92
target/arm/cpu.h | 56 +++++++++---
93
target/arm/internals.h | 15 +++-
94
target/arm/kvm_arm.h | 9 +-
95
accel/tcg/cputlb.c | 32 ++++++-
96
hw/arm/armv7m.c | 4 +-
97
hw/arm/aspeed.c | 3 +
98
hw/arm/aspeed_soc.c | 4 +
99
hw/arm/collie.c | 1 +
100
hw/arm/cubieboard.c | 1 +
101
hw/arm/digic.c | 2 +
102
hw/arm/digic_boards.c | 1 +
103
hw/arm/exynos4210.c | 4 +-
104
hw/arm/exynos4_boards.c | 2 +
105
hw/arm/gumstix.c | 2 +
106
hw/arm/highbank.c | 13 ++-
107
hw/arm/imx25_pdk.c | 1 +
108
hw/arm/integratorcp.c | 1 +
109
hw/arm/kzm.c | 1 +
110
hw/arm/mainstone.c | 1 +
111
hw/arm/musicpal.c | 1 +
112
hw/arm/netduino2.c | 1 +
113
hw/arm/nseries.c | 2 +
114
hw/arm/omap_sx1.c | 2 +
115
hw/arm/palm.c | 1 +
116
hw/arm/raspi.c | 1 +
117
hw/arm/realview.c | 10 ++-
118
hw/arm/sabrelite.c | 1 +
119
hw/arm/spitz.c | 4 +
120
hw/arm/stellaris.c | 2 +
121
hw/arm/tosa.c | 1 +
122
hw/arm/versatilepb.c | 2 +
123
hw/arm/vexpress.c | 7 +-
124
hw/arm/virt.c | 12 ++-
125
hw/arm/xilinx_zynq.c | 15 ++--
126
hw/arm/xlnx-ep108.c | 2 +
127
hw/arm/z2.c | 1 +
128
hw/intc/arm_gicv3_kvm.c | 2 +-
129
hw/intc/armv7m_nvic.c | 68 +++++++++-----
130
hw/watchdog/wdt_aspeed.c | 93 ++++++++++++++++---
131
qom/cpu.c | 7 ++
132
target/arm/cpu.c | 8 +-
133
target/arm/helper.c | 124 ++++++++++++-------------
134
target/arm/kvm.c | 6 +-
135
target/arm/kvm32.c | 8 +-
136
target/arm/kvm64.c | 63 +++++++------
137
target/arm/machine.c | 54 ++++++++++-
138
target/arm/op_helper.c | 160 ++++++++++++++++++++++-----------
139
target/arm/translate-a64.c | 29 +++---
140
target/arm/translate.c | 106 ++++++++++++++++------
141
58 files changed, 795 insertions(+), 289 deletions(-)
142
rename include/hw/{arm => intc}/armv7m_nvic.h (100%)
143
diff view generated by jsdifflib
New patch
[PULL 1/1] target/arm/gdbstub: Only advertise M-profile features if TCG available
1
From: Philippe Mathieu-Daudé <philmd@linaro.org>
1
2
3
Cortex-M profile is only emulable from TCG accelerator. Restrict
4
the GDBstub features to its availability in order to avoid a link
5
error when TCG is not enabled:
6
7
Undefined symbols for architecture arm64:
8
"_arm_v7m_get_sp_ptr", referenced from:
9
_m_sysreg_get in target_arm_gdbstub.c.o
10
"_arm_v7m_mrs_control", referenced from:
11
_arm_gdb_get_m_systemreg in target_arm_gdbstub.c.o
12
ld: symbol(s) not found for architecture arm64
13
clang: error: linker command failed with exit code 1 (use -v to see invocation)
14
15
Fixes: 7d8b28b8b5 ("target/arm: Implement gdbstub m-profile systemreg and secext")
16
Signed-off-by: Philippe Mathieu-Daudé <philmd@linaro.org>
17
Reviewed-by: Richard Henderson <richard.henderson@linaro.org>
18
Reviewed-by: Alex Bennée <alex.bennee@linaro.org>
19
Message-id: 20230322142902.69511-3-philmd@linaro.org
20
[PMM: add #include since I cherry-picked this patch from the series]
21
Signed-off-by: Peter Maydell <peter.maydell@linaro.org>
22
---
23
target/arm/gdbstub.c | 5 +++--
24
1 file changed, 3 insertions(+), 2 deletions(-)
25
26
diff --git a/target/arm/gdbstub.c b/target/arm/gdbstub.c
27
index XXXXXXX..XXXXXXX 100644
28
--- a/target/arm/gdbstub.c
29
+++ b/target/arm/gdbstub.c
30
@@ -XXX,XX +XXX,XX @@
31
#include "cpu.h"
32
#include "exec/gdbstub.h"
33
#include "gdbstub/helpers.h"
34
+#include "sysemu/tcg.h"
35
#include "internals.h"
36
#include "cpregs.h"
37
38
@@ -XXX,XX +XXX,XX @@ void arm_cpu_register_gdb_regs_for_features(ARMCPU *cpu)
39
2, "arm-vfp-sysregs.xml", 0);
40
}
41
}
42
- if (cpu_isar_feature(aa32_mve, cpu)) {
43
+ if (cpu_isar_feature(aa32_mve, cpu) && tcg_enabled()) {
44
gdb_register_coprocessor(cs, mve_gdb_get_reg, mve_gdb_set_reg,
45
1, "arm-m-profile-mve.xml", 0);
46
}
47
@@ -XXX,XX +XXX,XX @@ void arm_cpu_register_gdb_regs_for_features(ARMCPU *cpu)
48
arm_gen_dynamic_sysreg_xml(cs, cs->gdb_num_regs),
49
"system-registers.xml", 0);
50
51
- if (arm_feature(env, ARM_FEATURE_M)) {
52
+ if (arm_feature(env, ARM_FEATURE_M) && tcg_enabled()) {
53
gdb_register_coprocessor(cs,
54
arm_gdb_get_m_systemreg, arm_gdb_set_m_systemreg,
55
arm_gen_dynamic_m_systemreg_xml(cs, cs->gdb_num_regs),
56
--
57
2.34.1
58
59
diff view generated by jsdifflib

Patchew 2.1-devel-b67e4c2

© 2016 - 2025 Red Hat, Inc.