[Qemu-devel] [PULL 00/36] target-arm queue
[Qemu-devel] [PULL 00/17] target-arm queue
1
Try #2, with the compile failure in kvm32.c fixed
1
v2: dropped a couple of cadence_gem changes to ID regs that
2
(trivial change, not resending patches)
2
caused new clang sanitizer warnings.
3
3
4
thanks
5
-- PMM
4
-- PMM
6
5
7
The following changes since commit 98bfaac788be0ca63d7d010c8d4ba100ff1d8278:
6
The following changes since commit dddb37495b844270088e68e3bf30b764d48d863f:
8
7
9
Merge remote-tracking branch 'remotes/armbru/tags/pull-qapi-2017-09-01-v3' into staging (2017-09-04 13:28:09 +0100)
8
Merge remote-tracking branch 'remotes/awilliam/tags/vfio-updates-20181015.0' into staging (2018-10-15 18:44:04 +0100)
10
9
11
are available in the git repository at:
10
are available in the Git repository at:
12
11
13
git://git.linaro.org/people/pmaydell/qemu-arm.git tags/pull-target-arm-20170904-1
12
https://git.linaro.org/people/pmaydell/qemu-arm.git tags/pull-target-arm-20181016-1
14
13
15
for you to fetch changes up to 0b8095ec9e924dc00636ab2069d88dec6592a75d:
14
for you to fetch changes up to 2ef297af07196c29446556537861f8e7dfeeae7b:
16
15
17
arm_gicv3_kvm: Fix compile warning (2017-09-04 15:21:56 +0100)
16
coccinelle: new inplace-byteswaps.cocci to remove inplace-byteswapping calls (2018-10-16 17:14:55 +0100)
18
17
19
----------------------------------------------------------------
18
----------------------------------------------------------------
20
target-arm:
19
target-arm queue:
21
* collection of M profile cleanups and minor bugfixes
20
* hw/arm/virt: add DT property /secure-chosen/stdout-path indicating secure UART
22
* loader: handle ELF files with overlapping zero-init data
21
* target/arm: Fix aarch64_sve_change_el wrt EL0
23
* virt: allow PMU instantiation with userspace irqchip
22
* target/arm: Define fields of ISAR registers
24
* wdt_aspeed: Add support for the reset width register
23
* target/arm: Align cortex-r5 id_isar0
25
* cpu: Define new cpu_transaction_failed() hook
24
* target/arm: Fix cortex-a7 id_isar0
26
* arm: Support generating CPU exceptions on memory
25
* net/cadence_gem: Fix various bugs, add support for new
27
transaction failures (bus faults)
26
features that will be used by the Xilinx Versal board
28
* Mark some SoC devices as not user-creatable
27
* target-arm: powerctl: Enable HVC when starting CPUs to EL2
29
* arm: Fix aa64 ldp register writeback
28
* target/arm: Add the Cortex-A72
30
* arm_gicv3_kvm: Fix compile warning
29
* target/arm: Mark PMINTENCLR and PMINTENCLR_EL1 accesses as possibly doing IO
30
* target/arm: Mask PMOVSR writes based on supported counters
31
* target/arm: Initialize ARMMMUFaultInfo in v7m_stack_read/write
32
* coccinelle: new inplace-byteswaps.cocci to remove inplace-byteswapping calls
31
33
32
----------------------------------------------------------------
34
----------------------------------------------------------------
33
Andrew Jeffery (2):
35
Aaron Lindsay (2):
34
watchdog: wdt_aspeed: Add support for the reset width register
36
target/arm: Mark PMINTENCLR and PMINTENCLR_EL1 accesses as possibly doing IO
35
aspeed_soc: Propagate silicon-rev to watchdog
37
target/arm: Mask PMOVSR writes based on supported counters
36
38
37
Andrew Jones (4):
39
Edgar E. Iglesias (8):
38
hw/arm/virt: add pmu interrupt state
40
net: cadence_gem: Disable TSU feature bit
39
target/arm/kvm: pmu: split init and set-irq stages
41
net: cadence_gem: Use uint32_t for 32bit descriptor words
40
hw/arm/virt: allow pmu instantiation with userspace irqchip
42
net: cadence_gem: Add macro with max number of descriptor words
41
target/arm/kvm: pmu: improve error handling
43
net: cadence_gem: Add support for extended descriptors
44
net: cadence_gem: Add support for selecting the DMA MemoryRegion
45
net: cadence_gem: Implement support for 64bit descriptor addresses
46
target-arm: powerctl: Enable HVC when starting CPUs to EL2
47
target/arm: Add the Cortex-A72
42
48
43
Peter Maydell (25):
49
Jerome Forissier (1):
44
target/arm: Use MMUAccessType enum rather than int
50
hw/arm/virt: add DT property /secure-chosen/stdout-path indicating secure UART
45
target/arm: Don't trap WFI/WFE for M profile
46
target/arm: Consolidate PMSA handling in get_phys_addr()
47
target/arm: Tighten up Thumb decode where new v8M insns will be
48
hw/intc/armv7m_nvic.c: Remove out of date comment
49
target/arm: Remove incorrect comment about MPU_CTRL
50
target/arm: Fix outdated comment about exception exit
51
target/arm: Define and use XPSR bit masks
52
target/arm: Don't store M profile PRIMASK and FAULTMASK in daif
53
target/arm: Don't use cpsr_write/cpsr_read to transfer M profile XPSR
54
target/arm: Make arm_cpu_dump_state() handle the M-profile XPSR
55
target/arm: Don't calculate lr in arm_v7m_cpu_do_interrupt() until needed
56
target/arm: Create and use new function arm_v7m_is_handler_mode()
57
armv7m_nvic.h: Move from include/hw/arm to include/hw/intc
58
nvic: Implement "user accesses BusFault" SCS region behaviour
59
loader: Handle ELF files with overlapping zero-initialized data
60
loader: Ignore zero-sized ELF segments
61
memory.h: Move MemTxResult type to memattrs.h
62
cpu: Define new cpu_transaction_failed() hook
63
cputlb: Support generating CPU exceptions on memory transaction failures
64
boards.h: Define new flag ignore_memory_transaction_failures
65
hw/arm: Set ignore_memory_transaction_failures for most ARM boards
66
target/arm: Factor out fault delivery code
67
target/arm: Allow deliver_fault() caller to specify EA bit
68
target/arm: Implement new do_transaction_failed hook
69
51
70
Philippe Mathieu-Daudé (1):
52
Peter Maydell (2):
71
hw/arm: use defined type name instead of hard-coded string
53
target/arm: Initialize ARMMMUFaultInfo in v7m_stack_read/write
54
coccinelle: new inplace-byteswaps.cocci to remove inplace-byteswapping calls
72
55
73
Pranith Kumar (1):
56
Richard Henderson (4):
74
arm_gicv3_kvm: Fix compile warning
57
target/arm: Fix aarch64_sve_change_el wrt EL0
58
target/arm: Define fields of ISAR registers
59
target/arm: Align cortex-r5 id_isar0
60
target/arm: Fix cortex-a7 id_isar0
75
61
76
Richard Henderson (1):
62
include/hw/net/cadence_gem.h | 7 +-
77
target/arm: Fix aa64 ldp register writeback
63
target/arm/cpu.h | 95 ++++++++++++++-
64
hw/arm/virt.c | 4 +
65
hw/net/cadence_gem.c | 185 ++++++++++++++++++++---------
66
target/arm/arm-powerctl.c | 10 ++
67
target/arm/cpu.c | 7 +-
68
target/arm/cpu64.c | 66 +++++++++-
69
target/arm/helper.c | 27 +++--
70
target/arm/op_helper.c | 6 +-
71
scripts/coccinelle/inplace-byteswaps.cocci | 65 ++++++++++
72
10 files changed, 402 insertions(+), 70 deletions(-)
73
create mode 100644 scripts/coccinelle/inplace-byteswaps.cocci
78
74
79
Thomas Huth (2):
80
hw/arm/aspeed_soc: Mark devices as user_creatable = false
81
hw/arm/digic: Mark device with user_creatable = false
82
83
include/exec/memattrs.h | 10 +++
84
include/exec/memory.h | 10 ---
85
include/hw/arm/armv7m.h | 2 +-
86
include/hw/boards.h | 11 +++
87
include/hw/elf_ops.h | 72 +++++++++++++--
88
include/hw/{arm => intc}/armv7m_nvic.h | 0
89
include/hw/watchdog/wdt_aspeed.h | 2 +
90
include/qom/cpu.h | 27 ++++++
91
softmmu_template.h | 4 +-
92
target/arm/cpu.h | 56 +++++++++---
93
target/arm/internals.h | 15 +++-
94
target/arm/kvm_arm.h | 9 +-
95
accel/tcg/cputlb.c | 32 ++++++-
96
hw/arm/armv7m.c | 4 +-
97
hw/arm/aspeed.c | 3 +
98
hw/arm/aspeed_soc.c | 4 +
99
hw/arm/collie.c | 1 +
100
hw/arm/cubieboard.c | 1 +
101
hw/arm/digic.c | 2 +
102
hw/arm/digic_boards.c | 1 +
103
hw/arm/exynos4210.c | 4 +-
104
hw/arm/exynos4_boards.c | 2 +
105
hw/arm/gumstix.c | 2 +
106
hw/arm/highbank.c | 13 ++-
107
hw/arm/imx25_pdk.c | 1 +
108
hw/arm/integratorcp.c | 1 +
109
hw/arm/kzm.c | 1 +
110
hw/arm/mainstone.c | 1 +
111
hw/arm/musicpal.c | 1 +
112
hw/arm/netduino2.c | 1 +
113
hw/arm/nseries.c | 2 +
114
hw/arm/omap_sx1.c | 2 +
115
hw/arm/palm.c | 1 +
116
hw/arm/raspi.c | 1 +
117
hw/arm/realview.c | 10 ++-
118
hw/arm/sabrelite.c | 1 +
119
hw/arm/spitz.c | 4 +
120
hw/arm/stellaris.c | 2 +
121
hw/arm/tosa.c | 1 +
122
hw/arm/versatilepb.c | 2 +
123
hw/arm/vexpress.c | 7 +-
124
hw/arm/virt.c | 12 ++-
125
hw/arm/xilinx_zynq.c | 15 ++--
126
hw/arm/xlnx-ep108.c | 2 +
127
hw/arm/z2.c | 1 +
128
hw/intc/arm_gicv3_kvm.c | 2 +-
129
hw/intc/armv7m_nvic.c | 68 +++++++++-----
130
hw/watchdog/wdt_aspeed.c | 93 ++++++++++++++++---
131
qom/cpu.c | 7 ++
132
target/arm/cpu.c | 8 +-
133
target/arm/helper.c | 124 ++++++++++++-------------
134
target/arm/kvm.c | 6 +-
135
target/arm/kvm32.c | 8 +-
136
target/arm/kvm64.c | 63 +++++++------
137
target/arm/machine.c | 54 ++++++++++-
138
target/arm/op_helper.c | 160 ++++++++++++++++++++++-----------
139
target/arm/translate-a64.c | 29 +++---
140
target/arm/translate.c | 106 ++++++++++++++++------
141
58 files changed, 795 insertions(+), 289 deletions(-)
142
rename include/hw/{arm => intc}/armv7m_nvic.h (100%)
143
diff view generated by jsdifflib

Patchew 2.1-devel-b67e4c2

© 2016 - 2025 Red Hat, Inc.