[Qemu-devel] [PULL v2 00/13] target-arm queue
[PULL v2 00/57] target-arm queue
1
A random mix of items here, nothing very major. v2 is just
1
Squashed in a trivial fix for 32-bit hosts:
2
squashing in the fix for the clang unused-function error.
3
2
4
thanks
3
--- a/target/arm/mve_helper.c
4
+++ b/target/arm/mve_helper.c
5
@@ -XXX,XX +XXX,XX @@ DO_LDAV(vmlsldavxsw, 4, int32_t, true, +=, -=)
6
acc = EVENACC(acc, TO128(n[H##ESIZE(e + 1 * XCHG)] * \
7
m[H##ESIZE(e)])); \
8
} \
9
- acc = int128_add(acc, 1 << 7); \
10
+ acc = int128_add(acc, int128_make64(1 << 7)); \
11
} \
12
} \
13
mve_advance_vpt(env); \
14
5
-- PMM
15
-- PMM
6
16
17
The following changes since commit 53f306f316549d20c76886903181413d20842423:
7
18
8
The following changes since commit d0dff238a87fa81393ed72754d4dc8b09e50b08b:
19
Merge remote-tracking branch 'remotes/ehabkost-gl/tags/x86-next-pull-request' into staging (2021-06-21 11:26:04 +0100)
9
20
10
Merge remote-tracking branch 'remotes/juanquintela/tags/migration/20170206' into staging (2017-02-07 15:29:26 +0000)
21
are available in the Git repository at:
11
22
12
are available in the git repository at:
23
https://git.linaro.org/people/pmaydell/qemu-arm.git tags/pull-target-arm-20210624
13
24
14
git://git.linaro.org/people/pmaydell/qemu-arm.git tags/pull-target-arm-20170207-1
25
for you to fetch changes up to 90a76c6316cfe6416fc33814a838fb3928f746ee:
15
26
16
for you to fetch changes up to aecfbbc97a2e52bbee34a53c32f961a182046a95:
27
docs/system: arm: Add nRF boards description (2021-06-24 14:58:48 +0100)
17
18
stellaris: Use the 'unimplemented' device for parts we don't implement (2017-02-07 18:55:15 +0000)
19
28
20
----------------------------------------------------------------
29
----------------------------------------------------------------
21
target-arm:
30
target-arm queue:
22
* new "unimplemented" device for stubbing out devices in a
31
* Don't require 'virt' board to be compiled in for ACPI GHES code
23
system model so accesses can be logged
32
* docs: Document which architecture extensions we emulate
24
* stellaris: document the SoC memory map
33
* Fix bugs in M-profile FPCXT_NS accesses
25
* arm: create instruction syndromes for AArch32 data aborts
34
* First slice of MVE patches
26
* arm: Correctly handle watchpoints for BE32 CPUs
35
* Implement MTE3
27
* Fix Thumb-1 BE32 execution and disassembly
36
* docs/system: arm: Add nRF boards description
28
* arm: Add cfgend parameter for ARM CPU selection
29
* sd: sdhci: check data length during dma_memory_read
30
* aspeed: add a watchdog controller
31
* integratorcp: adding vmstate for save/restore
32
37
33
----------------------------------------------------------------
38
----------------------------------------------------------------
34
Cédric Le Goater (2):
39
Alexandre Iooss (1):
35
wdt: Add Aspeed watchdog device model
40
docs/system: arm: Add nRF boards description
36
aspeed: add a watchdog controller
37
41
38
Julian Brown (4):
42
Peter Collingbourne (1):
39
hw/arm/integratorcp: Support specifying features via -cpu
43
target/arm: Implement MTE3
40
target/arm: Add cfgend parameter for ARM CPU selection.
41
Fix Thumb-1 BE32 execution and disassembly.
42
arm: Correctly handle watchpoints for BE32 CPUs
43
44
44
Pavel Dovgalyuk (1):
45
Peter Maydell (55):
45
integratorcp: adding vmstate for save/restore
46
hw/acpi: Provide stub version of acpi_ghes_record_errors()
47
hw/acpi: Provide function acpi_ghes_present()
48
target/arm: Use acpi_ghes_present() to see if we report ACPI memory errors
49
docs/system/arm: Document which architecture extensions we emulate
50
target/arm/translate-vfp.c: Whitespace fixes
51
target/arm: Handle FPU being disabled in FPCXT_NS accesses
52
target/arm: Don't NOCP fault for FPCXT_NS accesses
53
target/arm: Handle writeback in VLDR/VSTR sysreg with no memory access
54
target/arm: Factor FP context update code out into helper function
55
target/arm: Split vfp_access_check() into A and M versions
56
target/arm: Handle FPU check for FPCXT_NS insns via vfp_access_check_m()
57
target/arm: Implement MVE VLDR/VSTR (non-widening forms)
58
target/arm: Implement widening/narrowing MVE VLDR/VSTR insns
59
target/arm: Implement MVE VCLZ
60
target/arm: Implement MVE VCLS
61
target/arm: Implement MVE VREV16, VREV32, VREV64
62
target/arm: Implement MVE VMVN (register)
63
target/arm: Implement MVE VABS
64
target/arm: Implement MVE VNEG
65
tcg: Make gen_dup_i32/i64() public as tcg_gen_dup_i32/i64
66
target/arm: Implement MVE VDUP
67
target/arm: Implement MVE VAND, VBIC, VORR, VORN, VEOR
68
target/arm: Implement MVE VADD, VSUB, VMUL
69
target/arm: Implement MVE VMULH
70
target/arm: Implement MVE VRMULH
71
target/arm: Implement MVE VMAX, VMIN
72
target/arm: Implement MVE VABD
73
target/arm: Implement MVE VHADD, VHSUB
74
target/arm: Implement MVE VMULL
75
target/arm: Implement MVE VMLALDAV
76
target/arm: Implement MVE VMLSLDAV
77
target/arm: Implement MVE VRMLALDAVH, VRMLSLDAVH
78
target/arm: Implement MVE VADD (scalar)
79
target/arm: Implement MVE VSUB, VMUL (scalar)
80
target/arm: Implement MVE VHADD, VHSUB (scalar)
81
target/arm: Implement MVE VBRSR
82
target/arm: Implement MVE VPST
83
target/arm: Implement MVE VQADD and VQSUB
84
target/arm: Implement MVE VQDMULH and VQRDMULH (scalar)
85
target/arm: Implement MVE VQDMULL scalar
86
target/arm: Implement MVE VQDMULH, VQRDMULH (vector)
87
target/arm: Implement MVE VQADD, VQSUB (vector)
88
target/arm: Implement MVE VQSHL (vector)
89
target/arm: Implement MVE VQRSHL
90
target/arm: Implement MVE VSHL insn
91
target/arm: Implement MVE VRSHL
92
target/arm: Implement MVE VQDMLADH and VQRDMLADH
93
target/arm: Implement MVE VQDMLSDH and VQRDMLSDH
94
target/arm: Implement MVE VQDMULL (vector)
95
target/arm: Implement MVE VRHADD
96
target/arm: Implement MVE VADC, VSBC
97
target/arm: Implement MVE VCADD
98
target/arm: Implement MVE VHCADD
99
target/arm: Implement MVE VADDV
100
target/arm: Make VMOV scalar <-> gpreg beatwise for MVE
46
101
47
Peter Maydell (5):
102
docs/system/arm/emulation.rst | 103 ++++
48
target/arm: Abstract out pbit/wbit tests in ARM ldr/str decode
103
docs/system/arm/nrf.rst | 51 ++
49
target/arm: A32, T32: Create Instruction Syndromes for Data Aborts
104
docs/system/target-arm.rst | 7 +
50
stellaris: Document memory map and which SoC devices are unimplemented
105
include/hw/acpi/ghes.h | 9 +
51
hw/misc: New "unimplemented" sysbus device
106
include/tcg/tcg-op.h | 8 +
52
stellaris: Use the 'unimplemented' device for parts we don't implement
107
include/tcg/tcg.h | 1 -
108
target/arm/helper-mve.h | 357 +++++++++++++
109
target/arm/helper.h | 2 +
110
target/arm/internals.h | 11 +
111
target/arm/translate-a32.h | 3 +
112
target/arm/translate.h | 10 +
113
target/arm/m-nocp.decode | 24 +
114
target/arm/mve.decode | 240 +++++++++
115
target/arm/vfp.decode | 14 -
116
hw/acpi/ghes-stub.c | 22 +
117
hw/acpi/ghes.c | 17 +
118
target/arm/cpu64.c | 2 +-
119
target/arm/kvm64.c | 6 +-
120
target/arm/mte_helper.c | 82 +--
121
target/arm/mve_helper.c | 1160 +++++++++++++++++++++++++++++++++++++++++
122
target/arm/translate-m-nocp.c | 550 +++++++++++++++++++
123
target/arm/translate-mve.c | 759 +++++++++++++++++++++++++++
124
target/arm/translate-vfp.c | 741 +++++++-------------------
125
tcg/tcg-op-gvec.c | 20 +-
126
MAINTAINERS | 1 +
127
hw/acpi/meson.build | 6 +-
128
target/arm/meson.build | 1 +
129
27 files changed, 3578 insertions(+), 629 deletions(-)
130
create mode 100644 docs/system/arm/emulation.rst
131
create mode 100644 docs/system/arm/nrf.rst
132
create mode 100644 target/arm/helper-mve.h
133
create mode 100644 hw/acpi/ghes-stub.c
134
create mode 100644 target/arm/mve_helper.c
53
135
54
Prasad J Pandit (1):
55
sd: sdhci: check data length during dma_memory_read
56
57
hw/misc/Makefile.objs | 2 +
58
hw/watchdog/Makefile.objs | 1 +
59
include/disas/bfd.h | 7 ++
60
include/hw/arm/aspeed_soc.h | 2 +
61
include/hw/misc/unimp.h | 39 +++++++
62
include/hw/watchdog/wdt_aspeed.h | 32 ++++++
63
include/qom/cpu.h | 3 +
64
target/arm/arm_ldst.h | 10 +-
65
target/arm/cpu.h | 7 ++
66
target/arm/internals.h | 5 +
67
target/arm/translate.h | 14 +++
68
disas.c | 1 +
69
exec.c | 1 +
70
hw/arm/aspeed_soc.c | 13 +++
71
hw/arm/integratorcp.c | 78 +++++++++++++-
72
hw/arm/stellaris.c | 48 +++++++++
73
hw/misc/unimp.c | 107 +++++++++++++++++++
74
hw/sd/sdhci.c | 2 +-
75
hw/watchdog/wdt_aspeed.c | 225 +++++++++++++++++++++++++++++++++++++++
76
qom/cpu.c | 6 ++
77
target/arm/cpu.c | 39 +++++++
78
target/arm/op_helper.c | 22 ++++
79
target/arm/translate-a64.c | 14 ---
80
target/arm/translate.c | 193 ++++++++++++++++++++++++---------
81
24 files changed, 801 insertions(+), 70 deletions(-)
82
create mode 100644 include/hw/misc/unimp.h
83
create mode 100644 include/hw/watchdog/wdt_aspeed.h
84
create mode 100644 hw/misc/unimp.c
85
create mode 100644 hw/watchdog/wdt_aspeed.c
86
diff view generated by jsdifflib

Patchew 2.1-devel-b67e4c2

© 2016 - 2025 Red Hat, Inc.