[v1] RISC-V EDK2 CI configuration files.

[edk2-devel] [edk2-staging/RISC-V-V2: CI Config PATCH v1 0/6] RISC-V EDK2 CI configuration files.

Abner Chang posted 6 patches 4 years, 1 month ago

Diff against v1 v2
Download series mbox

Patches applied successfully (tree, apply log)
git fetch https://github.com/patchew-project/edk2 tags/patchew/20200229042305.1794-1-abner.chang@hpe.com

There is a newer version of this series

.azurepipelines/Ubuntu-GCC5.yml               |  3 +-
.pytool/CISettings.py                         | 15 +++-
.../Bin/gcc_riscv64_unknown_ext_dep.yaml      | 21 +++++
.../LinuxGcc5ToolChain/LinuxGcc5ToolChain.py  | 31 +++++++
MdeModulePkg/MdeModulePkg.ci.yaml             |  3 +-
RiscVPkg/RiscVPkg.ci.yaml                     | 80 ++++++++++++++++++
RiscVPlatformPkg/RiscVPlatformPkg.ci.yaml     | 81 +++++++++++++++++++
7 files changed, 229 insertions(+), 5 deletions(-)
create mode 100644 BaseTools/Bin/gcc_riscv64_unknown_ext_dep.yaml
create mode 100644 RiscVPkg/RiscVPkg.ci.yaml
create mode 100644 RiscVPlatformPkg/RiscVPlatformPkg.ci.yaml

Expand all Fold all

[edk2-devel] [edk2-staging/RISC-V-V2: CI Config PATCH v1 0/6] RISC-V EDK2 CI configuration files.

Posted by Abner Chang 4 years, 1 month ago

BZ:2562 - EDK CI for RISC-V architecture.

This set of patches enale RISC-V architecture on EDK2 CI test process.

Signed-off-by: Abner Chang <abner.chang@hpe.com>

Cc: Bret Barkelew <Bret.Barkelew@microsoft.com>
Cc: Sean Brogan <sean.brogan@microsoft.com>
Cc: Leif Lindholm <leif@nuviainc.com>
Cc: Michael D Kinney <michael.d.kinney@intel.com>
Cc: Liming Gao <liming.gao@intel.com>
Cc: Gilbert Chen <gilbert.chen@hpe.com>
Cc: Daniel Helmut Schaefer <daniel.schaefer@hpe.com>

Abner Chang (6):
  RiscVPlatformPkg: Add RiscVPlatformPkg yaml file for EDK2 CI.
  RiscVPkg: Add RiscVPkg yaml file for EDK2 CI.
  MdeModulePkg: Revise MdeModulePkg yaml file for RISC-V EDK2 CI.
  BaseTools: Enable RISC-V architecture for RISC-V EDK2 CI.
  .azurepipelines: Add RISC-V architecture on RISC-V EDK2 CI.
  .pytool: Add RISC-V architecture on RISC-V EDK2 CI.

 .azurepipelines/Ubuntu-GCC5.yml               |  3 +-
 .pytool/CISettings.py                         | 15 +++-
 .../Bin/gcc_riscv64_unknown_ext_dep.yaml      | 21 +++++
 .../LinuxGcc5ToolChain/LinuxGcc5ToolChain.py  | 31 +++++++
 MdeModulePkg/MdeModulePkg.ci.yaml             |  3 +-
 RiscVPkg/RiscVPkg.ci.yaml                     | 80 ++++++++++++++++++
 RiscVPlatformPkg/RiscVPlatformPkg.ci.yaml     | 81 +++++++++++++++++++
 7 files changed, 229 insertions(+), 5 deletions(-)
 create mode 100644 BaseTools/Bin/gcc_riscv64_unknown_ext_dep.yaml
 create mode 100644 RiscVPkg/RiscVPkg.ci.yaml
 create mode 100644 RiscVPlatformPkg/RiscVPlatformPkg.ci.yaml

-- 
2.25.0


-=-=-=-=-=-=-=-=-=-=-=-
Groups.io Links: You receive all messages sent to this group.

View/Reply Online (#55093): https://edk2.groups.io/g/devel/message/55093
Mute This Topic: https://groups.io/mt/71625848/1787277
Group Owner: devel+owner@edk2.groups.io
Unsubscribe: https://edk2.groups.io/g/devel/unsub  [importer@patchew.org]
-=-=-=-=-=-=-=-=-=-=-=-